

October 2010

74AUP1G57 TinyLogic[®] Low Power Universal Configurable Two-Input Logic Gate

Features

- 0.8V to 3.6V V_{CC} Supply Operation
- 3.6V Over-Voltage Tolerant I/Os at V_{CC} from 0.8V to 3.6V
- High Speed tpp - 2.9ns: Typical at 3.3V
- Power-Off High-Impedance Inputs and Outputs
- Low Static Power Consumption
 I_{cc}=0.9µA Maximum
- Low Dynamic Power Consumption
 C_{PD}=2.9pF Typical at 3.3V
- Ultra-Small MicroPak[™] Packages


Description

The 74AUP1G57 is a universal configurable 2-input logic gate that provides a high performance and low power solution ideal for battery-powered portable applications. This product is designed for a wide low voltage operating range (0.8V to 3.6V) and guarantees very low static and dynamic power consumption across the entire voltage range. All inputs are implemented with hysteresis to allow for slower transition input signals and better switching noise immunity.

The 74AUP1G57 provides for multiple functions as determined by various configurations of the three inputs. The potential logic functions provided are AND, NAND, OR, NOR, and XNOR, inverter and buffer. Refer to Figures 2 to 8.

Ordering Information

Part Number	Top Mark	Package	Packing Method
74AUP1G57L6X	AB	6-Lead Micropak™, 1.0mm Wide	5000 Units on Tape & Reel
74AUP1G57FHX	AB	6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch	5000 Units on Tape & Reel



Pin Definitions

Pin #	Name	Description
1	В	Data Input
2	GND	Ground
3	A	Data Input
4	Y	Output
5	V _{CC}	Supply Voltage
6	С	Data Input

Function Table


	Inputs		74AUP1G57
С	В	Α	Y=Output
L	L	L	Н
L	L	Н	L
L	Н	L	Н
L	Н	Н	L
Н	L	L	L
Н	L	Н	L
Н	Н	L	Н
Н	Н	Н	Н

H = HIGH Logic Level

L = LOW Logic Level

Function Selection Table

2-Input Logic Function	Connection Configuration
2-Input AND	Figure 2
2-Input AND with Both Inputs Inverted	Figure 5
2-Input NAND with Inverted Input	Figure 3, Figure 4
2-Input OR with Inverted Input	Figure 3, Figure 4
2-Input NOR	Figure 5
2-Input NOR with Both Inputs Inverted	Figure 2
2-Input XNOR	Figure 6
Inverter	Figure 7
Buffer	Figure 8



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Para	meter	Min.	Max.	Unit
V _{CC}	Supply Voltage		-0.5	4.6	V
V _{IN}	DC Input Voltage		-0.5	4.6	V
V		HIGH or LOW State ⁽¹⁾	-0.5	V _{CC} + 0.5	V
V _{OUT}	DC Output Voltage	V _{CC} =0V	-0.5	4.6	v
I _{IK}	DC Input Diode Current	V _{IN} < 0V		-50	mA
	DC Output Diada Outpat	V _{OUT} < 0V		-50	
l _{oκ}	DC Output Diode Current	$V_{OUT} > V_{CC}$		+50	mA
I _{OH} / I _{OL}	DC Output Source / Sink Currer		±50	mA	
I _{CC} or I _{GND}	DC V _{CC} or Ground Current per S	Supply Pin		±50	mA
T _{STG}	Storage Temperature Range		-65	+150	°C
TJ	Junction Temperature Under Bi	as		+150	°C
TL	Junction Lead Temperature, So	Idering 10s		+260	°C
Pp	Bower Dissipation at +85°C	MicroPak-6		130	mW
FD	Power Dissipation at +85°C	MicroPak2-6		120	IIIVV
ESD	Human Body Model, JEDEC:JE	SD22-A114		5000+	V
LOD	Charged Device Model, JEDEC	:JESD22-C101		2000	v

Note:

1. I_O absolute maximum rating must be observed.

Recommended Operating Conditions⁽²⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.


Symbol	Parameter	Conditions	Min.	Max.	Unit	
Vcc	Supply Voltage		0.8	3.6	V	
V _{IN}	Input Voltage		0	3.6	V	
N.	Quitaut Valtage	V _{CC} =0V	0	3.6	v	
Vout	Output Voltage	HIGH or LOW State	0	Vcc	v	
	Output Current	V _{CC} =3.0V to 3.6V		±4.0		
		V _{CC} =2.3V to 2.7V		±3.1	mA	
1 /1		V _{CC} =1.65V to 1.95V		±1.9		
I _{OH} /I _{OL}		V _{CC} =1.4V to 1.6V		±1.7		
		V _{CC} =1.1V to 1.3V		±1.1	DA	
		V _{CC} =0.8V		±20.0	μA	
T _A	Operating Temperature, Free Air		-40	+85	°C	
0	Thermal Desistance	MicroPak-6		500	°C 1.1/	
θ_{JA}	Thermal Resistance	MicroPak2-6		560	°C/W	

Note:


2. Unused inputs must be held HIGH or LOW. They may not float.

	-		a	T _A =+25°C		T _A =-40 to +85°C		Unite	
Symbol	Parameter	V _{cc}	Conditions	Min.	Max.	Min.	Max.	Units	
		0.80		0.30	0.60	0.30	0.60		
		1.10		0.53	0.90	0.53	0.90	-	
	Positive Threshold	1.40		0.74	1.11	0.74	1.11	v	
VP	Voltage	1.65		0.91	1.29	0.91	1.29		
		2.30]	1.37	1.77	1.37	1.77		
		3.00		1.88	2.29	1.88	2.29		
		0.80		0.10	0.60	0.10	0.60		
		1.10		0.26	0.65	0.26	0.65		
V _N	Negative	1.40		0.39	0.75	0.39	0.75	v	
V N	Threshold Voltage	1.65		0.47	0.84	0.47	0.84	v	
		2.30		0.69	1.04	0.69	1.04		
		3.00		0.88	1.24	0.88	1.24		
		0.80		0.07	0.50	0.07	0.50		
	Hysteresis Voltage	1.10		0.08	0.46	0.08	0.46	- V	
Vн		1.40		0.18	0.56	0.18	0.56		
vн	Trysteresis voltage	1.65		0.27	0.66	0.27	0.66		
		2.30		0.53	0.92	0.53	0.92		
		3.00		0.79	1.31	0.79	1.31		
	HIGH Level Output	$0.80 \leq V_{CC} \leq 3.60$	Ι _{ΟΗ} =-20μΑ	V _{CC} -0.1		V _{CC} -0.1			
		$1.10 \leq V_{CC} \leq 1.30$	I _{OH} =-1.1mA	0.75 x V _{CC}		0.70 x V _{CC}			
		$1.40 \leq V_{CC} \leq 1.60$	I _{OH} =-1.7mA	1.11		1.03			
V _{OH}		$1.65 \leq V_{C\!C\!} \leq 1.95$	I _{OH} =-1.9mA	1.32		1.30			
V OH	Voltage	2.20 < 10 < 2.70	I _{OH} =-2.3mA	2.05		1.97			
		$2.30 \leq V_{CC} \leq 2.70$	I _{ОН} =-3.1mA	1.90		1.85			
		$3.00 \leq V_{CC} \leq 3.60$	I _{OH} =-2.7mA	2.72		2.67			
		$3.00 \leq V_{CC} \leq 3.00$	I _{OH} =-4.0mA	2.60		2.55			
		$0.80 \leq V_{CC} \leq 3.60$	Ι _{ΟL} =20μΑ		0.10		0.10	/	
		$1.10 \leq V_{CC} \leq 1.30$	I _{OL} =1.1mA		0.30 x V _{CC}		$0.30 \times V_{CC}$		
		$1.40 \leq V_{CC} \leq 1.60$	I _{OL} =1.7mA		0.31		0.37		
V	LOW Level Output	$1.65 \leq V_{CC} \leq 1.95$	I _{OL} =1.9mA		0.31		0.35	v	
V _{OL}	Voltage	0.00	I _{OL} =2.3mA		0.31		0.33	v	
		$2.30 \leq V_{CC} \leq 2.70$	I _{OL} =3.1mA		0.44		0.45		
		0.70	I _{OL} =2.7mA		0.31		0.33		
		$2.70 \leq V_{CC} \leq 3.60$	I _{OL} =4.0mA		0.44		0.45		
I _{IN}	Input Leakage Current	0V to 3.6V	$0 \leq V_{IN} \leq 3.6$		±0.1		±0.5	μA	
I _{OFF}	Power Off Leakage Current	0V	$0 \leq (V_{IN},V_O) \leq 3.6$		0.2		0.6	μA	
ΔI_{OFF}	Additional Power Off Leakage Current	0V to 0.2V	V _{IN} or V _O =0V to 3.6V		0.2		0.6	μA	
	Quiescent Supply		V_{IN} - V_{CC} or GND		0.5		0.9		
Icc	Current	0.8V to 3.6V	$V_{CC} \leq V_{IN} \leq 3.6$				±0.9	μA	
ΔI_{CC}	Increase in I _{CC} per Input	3.3V	V _{IN} =V _{CC} -0.6V		40.0		50.0	μA	

Symbol	Parameter	Vcc	Conditions	T _A =+25°C		T _A =-40 to +85°C		Units	Figure	
				Min.	Тур.	Max	Min.	Max.		
		0.80			22.1					
		$1.10 \leq V_{CC} \leq 1.30$		2.5	6.5	12.6	2.5	13.0		
		$1.40 \leq V_{CC} \leq 1.60$		2.2	4.6	7.6	2.2	8.2		
		$1.65 \leq V_{CC} \leq 1.95$	$C_L=5pF, R_L=1M\Omega$	2.0	3.9	6.2	2.0	6.8		
		$2.30 \leq V_{CC} \leq 2.70$		1.7	3.1	4.5	1.7	5.1		
		$3.00 \leq V_{CC} \leq 3.60$		1.3	2.9	3.9	1.3	4.1		
		0.80			27.1					
		$1.10 \leq V_{CC} \leq 1.30$		3.2	7.6	14.4	2.8	14.9		
		$1.40 \leq V_{CC} \leq 1.60$	C _L =10pF,	2.6	5.3	8.7	2.8	9.3		Figure 9 Figure 10
		$1.65 \leq V_{CC} \leq 1.95$	$R_L=1M\Omega$	2.2	4.6	7.0	2.2	7.8		
		$2.30 \leq V_{CC} \leq 2.70$		1.9	3.7	5.2	1.9	5.9		
Propa	Propagation	$3.00 \leq V_{CC} \leq 3.60$		1.3	2.8	4.6	1.3	4.9	- ns	
t _{PHL} , t _{PLH}	Delay	0.80			32.6					
		$1.10 \leq V_{CC} \leq 1.30$		3.4	8.3	15.7	3.1	16.7		
		$1.40 \leq V_{CC} \leq 1.60$	$C_L=15pF,$ $R_L=1M\Omega$	2.8	5.8	9.4	3.1	10.4		
		$1.65 \leq V_{CC} \leq 1.95$		2.5	5.1	7.9	2.5	8.7		
		$2.30 \leq V_{CC} \leq 2.70$		2.1	4.0	6.1	2.1	6.9		
		$3.00 \leq V_{CC} \leq 3.60$		1.3	3.2	5.0	1.3	5.5		
		0.80			25.4					
		$1.10 \leq V_{CC} \leq 1.30$		3.4	8.6	18.5	3.4	19.0		
		$1.40 \leq V_{CC} \leq 1.60$	C _L =30pF,	3.1	5.5	10.5	3.1	11.0		
		$1.65 \leq V_{CC} \leq 1.95$	R _L =1MΩ	2.1	4.5	8.7	2.1	9.5		
		$2.30 \leq V_{CC} \leq 2.70$		1.5	3.4	6.9	1.5	7.4		
		$3.00 \leq V_{CC} \leq 3.60$		1.1	2.9	5.9	1.1	6.3		
C _{IN}	Input Capacitance	0			0.8				pF	
Cout	Output Capacitance	0			1.7				pF	
		0.80			1.8					
		$1.10 \leq V_{CC} \leq 1.30$			1.82	1				
0	Power	$1.40 \leq V_{CC} \leq 1.60$	V _{IN} =0V or V _{CC} ,		1.85					
C _{PD}	Dissipation Capacitance	$1.65 \leq V_{CC} \leq 1.95$	f=10MHz		1.9				pF	
		$2.30 \leq V_{CC} \leq 2.70$			2.1					
		$3.00 \leq V_{CC} \leq 3.60$			2.9					



	Symbol	V _{cc}						
	Symbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V	1.5V ± 0.10V	1.2V ± 0.10V	0.8V	
Ī	V _{mi}	V _{CC} /2						
	V _{mo}	V _{CC} /2						



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>.

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: <u>http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf</u>.

Package Designator	Tape Section	Cavity Number	Cavity Status	Cover Type Status
	Leader (Start End)	125 (Typical)	Empty	Sealed
L6X	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed

74AUP1G57 — TinyLogic[®] Low Power Universal Configurable Two-Input Logic Gate




Figure 12. 6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>.

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: <u>http://www.fairchildsemi.com/packaging/MicroPAK2_6L_tr.pdf</u>.

Packa	age Designator	Tape Section	Cavity Number	Cavity Status	Cover Type Status
		Leader (Start End)	125 (Typical)	Empty	Sealed
	FHX	Carrier	5000	Filled	Sealed
		Trailer (Hub End)	75 (Typical)	Empty	Sealed



* Trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. 150

74AUP1G57

I

TinyLogic[®] Low Power Universal Configurable Two-Input Logic Gate

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly ori indirectly, any claim of personal injury or death

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC