Low-power configurable multiple function gate Rev. 7 — 16 September 2015 P

Product data sheet

General description 1.

The 74AUP1G57 provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter, and buffer. All inputs can be connected to V_{CC} or GND.

This device ensures a very low static and dynamic power consumption across the entire V_{CC} range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

The 74AUP1G57 has Schmitt trigger inputs making it capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The inputs switch at different points for positive and negative-going signals. The difference between the positive voltage V_{T+} and the negative voltage V_{T-} is defined as the input hysteresis voltage V_H.

Features and benefits 2.

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- ESD protection:
 - HBM JESD22-A114F exceeds 5000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \mu A$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power configurable multiple function gate

3. Ordering information

Table 1. Ordering information

Type number	Package						
	Temperature range	Name	e Description				
74AUP1G57GW	–40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363			
74AUP1G57GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886			
74AUP1G57GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm	SOT891			
74AUP1G57GN	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $0.9 \times 1.0 \times 0.35$ mm	SOT1115			
74AUP1G57GS	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $1.0 \times 1.0 \times 0.35$ mm	SOT1202			
74AUP1G57GX	–40 °C to +125 °C	X2SON6	plastic thermal extremely thin small outline package; no leads; 6 terminals; body 1 \times 0.8 \times 0.35 mm	SOT1255			


4. Marking

Table 2. Marking

Type number	Marking code ^[1]
74AUP1G57GW	aC
74AUP1G57GM	aC
74AUP1G57GF	aC
74AUP1G57GN	aC
74AUP1G57GS	aC
74AUP1G57GX	aC

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


5. Functional diagram



Low-power configurable multiple function gate

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description							
Symbol	Pin	Description					
В	1	data input					
GND	2	ground (0 V)					
A	3	data input					
Y	4	data output					
V _{CC}	5	supply voltage					
С	6	data input					

74AUP1G57 Product data sheet

Low-power configurable multiple function gate

7. Functional description


Table 4. Functio	n table ^[1]		
Input		Output	
C	В	A	Y
L	L	L	Н
L	L	Н	L
L	Н	L	Н
L	Н	Н	L
Н	L	L	L
Н	L	Н	L
Н	Н	L	Н
Н	Н	Н	Н

[1] H = HIGH voltage level; L = LOW voltage level.

7.1 Logic configurations

Table 5.Function selection table

Logic function	Figure
2-input AND	see <u>Figure 6</u>
2-input AND with both inputs inverted	see <u>Figure 9</u>
2-input NAND with inverted input	see Figure 7 and Figure 8
2-input OR with inverted input	see <u>Figure 7</u> and <u>Figure 8</u>
2-input NOR	see <u>Figure 9</u>
2-input NOR with both inputs inverted	see <u>Figure 6</u>
2-input XNOR	see Figure 10
Inverter	see <u>Figure 11</u>
Buffer	see Figure 12



4 of 24

NXP Semiconductors

74AUP1G57

Low-power configurable multiple function gate




Fig 12. Buffer

8. Limiting values

Table 6.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+4.6	V
I _{IK}	input clamping current	V ₁ < 0 V		-50	-	mA
VI	input voltage		<u>[1]</u>	-0.5	+4.6	V
I _{OK}	output clamping current	V _O < 0 V		-50	-	mA
Vo	output voltage	Active mode and Power-down mode	<u>[1]</u>	-0.5	+4.6	V
I _O	output current	$V_{O} = 0 V \text{ to } V_{CC}$		-	±20	mA
I _{CC}	supply current			-	50	mA

74AUP1G57 Product data sheet

Unit

V

V V

∨ °C

Low-power configurable multiple function gate

Table 6. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					,
Symbol	Parameter	Conditions	Min	Max	Unit
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$ [2]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SC-88 packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K.
 For X2SON6 and XSON6 packages: above 118 °C the value of P_{tot} derates linearly with 7.8 mW/K.

9. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max
V _{CC}	supply voltage		0.8	3.6
VI	input voltage		0	3.6
Vo	output voltage	Active mode	0	V _{CC}
		Power-down mode; $V_{CC} = 0 V$	0	3.6
T _{amb}	ambient temperature		-40	+125

10. Static characteristics

Table 8. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 2	5 °C					_
V _{OH}	HIGH-level output voltage	$V_{I} = V_{T+}$ or V_{T-}				
		I_{O} = –20 $\mu\text{A};V_{CC}$ = 0.8 V to 3.6 V	V _{CC} - 0.1	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.75 \times V_{CC}$	-	-	V
		$I_0 = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.11	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.32	-	-	V
		$I_0 = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	2.05	-	-	V
		$I_0 = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.72	-	-	V
		$I_{O} = -4.0 \text{ mA}; \text{ V}_{CC} = 3.0 \text{ V}$	2.6	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{T+}$ or V_{T-}				
		I_{O} = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3\times V_{CC}$	V
		$I_{O} = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.31	V
		I_{O} = 1.9 mA; V_{CC} = 1.65 V	-	-	0.31	V
		$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.31	V
		I _O = 3.1 mA; V _{CC} = 2.3 V	-	-	0.44	V
		$I_{O} = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.31	V
		I _O = 4.0 mA; V _{CC} = 3.0 V	-	-	0.44	V

Low-power configurable multiple function gate

Parameter Conditions Unit Symbol Min Тур Max input leakage current $V_{I} = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V ±0.1 μА h. -- V_{I} or $V_{O} = 0$ V to 3.6 V; $V_{CC} = 0$ V ±0.2 power-off leakage current **I**OFF -μΑ additional power-off leakage V_{I} or $V_{O} = 0$ V to 3.6 V; ΔI_{OFF} ±0.2 uΑ _ current $V_{CC} = 0 V \text{ to } 0.2 V$ supply current $V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ 0.5 I_{CC} μA -V_{CC} = 0.8 V to 3.6 V $V_{I} = V_{CC} - 0.6 V; I_{O} = 0 A;$ 40 ΔI_{CC} additional supply current μA -- $V_{CC} = 3.3 V$ Cı $V_I = GND \text{ or } V_{CC}; V_{CC} = 0 \text{ V to } 3.6 \text{ V}$ pF input capacitance 1.1 -- $V_0 = GND; V_{CC} = 0 V$ Co output capacitance 1.7 pF -T_{amb} = -40 °C to +85 °C HIGH-level output voltage $V_I = V_{T+}$ or V_{T-} VOH $I_{O} = -20 \ \mu\text{A}; \ V_{CC} = 0.8 \ \text{V} \text{ to } 3.6 \ \text{V}$ $V_{CC}-0.1$ V $I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ $0.7 \times V_{CC}$ -V _ $I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ 1.03 V -- $I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ 1.30 V -_ $I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ 1.97 V -- $I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ 1.85 V -- $I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 2.67 V - $I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 2.55 V -_ Vol LOW-level output voltage $V_I = V_{T+} \text{ or } V_{T-}$ $I_{O} = 20 \ \mu A$; $V_{CC} = 0.8 \ V$ to 3.6 V 0.1 V - $I_0 = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ V $0.3 \times V_{CC}$ -- $I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ 0.37 V -- $I_0 = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ 0.35 V -- $I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ 0.33 V -- $I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ V 0.45 -- $I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 0.33 V -- $I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 0.45 V -- $V_{I} = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V I_L input leakage current ± 0.5 μΑ -_ power-off leakage current $V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V}; V_{CC} = 0 \text{ V}$ ±0.5 μA **I**OFF -- $V_{I} \text{ or } V_{O} = 0 \text{ V to 3.6 V;}$ ΔI_{OFF} additional power-off leakage ±0.6 μΑ -_ current $V_{CC} = 0 V \text{ to } 0.2 V$ $V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ lcc supply current 0.9 uΑ -- $V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$ $V_{I} = V_{CC} - 0.6 V; I_{O} = 0 A;$ 50 ΔI_{CC} additional supply current μA -- $V_{CC} = 3.3 V$ $T_{amb} = -40 \text{ °C to } +125 \text{ °C}$

Static characteristics ... continued Table 8.

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

74AUP1G57 **Product data sheet**

Low-power configurable multiple function gate

Unit Symbol Parameter Conditions Max Min Тур HIGH-level output voltage $V_1 = V_{T+}$ or V_{T-} VOH $I_{O} = -20 \ \mu A$; $V_{CC} = 0.8 \ V$ to 3.6 V $V_{CC} - 0.11$ V -_ $I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ V $0.6 \times V_{CC}$ -- $I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ 0.93 V -- $I_0 = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ 1.17 -V _ $I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ 1.77 V -- $I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ 1.67 V -- $I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 2.40 v -_ $I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 2.30 V --LOW-level output voltage $V_I = V_{T+} \text{ or } V_{T-}$ VOL $I_{O} = 20 \ \mu A$; $V_{CC} = 0.8 \ V$ to 3.6 V V 0.11 _ - $I_0 = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ $0.33 \times V_{CC}$ V _ - $I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ 0.41 V -- $I_{O} = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ v 0.39 --V $I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ 0.36 -- $I_0 = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ 0.50 V -- $I_{O} = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ v 0.36 -- $I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ V 0.50 -- $V_{I} = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V ±0.75 input leakage current μA I_L -power-off leakage current $V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V}; V_{CC} = 0 \text{ V}$ ±0.75 μΑ **I**OFF -- $V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V;}$ ΔI_{OFF} additional power-off leakage --±0.75 μΑ current $V_{CC} = 0 V \text{ to } 0.2 V$ $V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ supply current 1.4 μA Icc -- $V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$ $V_{I} = V_{CC} - 0.6 V; I_{O} = 0 A;$ additional supply current 75 ΔI_{CC} μΑ -_ $V_{CC} = 3.3 V$

Table 8. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

8 of 24

Low-power configurable multiple function gate

11. Dynamic characteristics

Table 9. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 14.

Symbol	Parameter	Conditions			25 °C		–40 °C to +125 °C			Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
C _L = 5 p	F									
t _{pd}	propagation delay	A, B and C to Y; see <u>Figure 13</u>	[2]							
		V _{CC} = 0.8 V		-	22.6	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V		2.8	6.5	12.6	2.5	13.0	13.2	ns
		V _{CC} = 1.4 V to 1.6 V		2.2	4.6	7.6	2.5	8.2	8.6	ns
		V_{CC} = 1.65 V to 1.95 V		2.1	3.9	6.2	2.0	6.8	7.2	ns
		V_{CC} = 2.3 V to 2.7 V		2.0	3.1	4.5	1.8	5.1	5.3	ns
		V_{CC} = 3.0 V to 3.6 V		1.8	2.8	3.9	1.5	4.1	4.3	ns
C _L = 10	pF	1	_					•		-
t _{pd}	propagation delay	A, B and C to Y; see <u>Figure 13</u>	[2]							
		V _{CC} = 0.8 V		-	26.1	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V		3.2	7.3	14.4	2.8	14.9	15.2	ns
		V _{CC} = 1.4 V to 1.6 V		2.6	5.2	8.7	2.8	9.3	9.8	ns
		V_{CC} = 1.65 V to 1.95 V		2.5	4.5	7.0	2.2	7.8	8.2	ns
		V_{CC} = 2.3 V to 2.7 V		2.4	3.7	5.2	2.1	5.9	6.2	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.3	3.4	4.6	1.9	4.9	5.1	ns
C _L = 15	pF									
t _{pd}	propagation delay	A, B and C to Y; see <u>Figure 13</u>	[2]							
		V _{CC} = 0.8 V		-	31.6	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V		3.4	8.0	15.7	3.1	16.7	17.0	ns
		V _{CC} = 1.4 V to 1.6 V		2.8	5.7	9.4	3.1	10.4	10.9	ns
		V_{CC} = 1.65 V to 1.95 V		2.6	4.9	7.7	2.5	8.7	9.2	ns
		V_{CC} = 2.3 V to 2.7 V		2.6	4.1	5.7	2.4	6.5	6.9	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.5	3.8	5.0	2.2	5.5	5.7	ns

Low-power configurable multiple function gate

Symbol	Parameter Conditions		25 °C			-4	0 °C to +1	25 °C	Unit	
		1		Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
C _L = 30	ρF									-
t _{pd}	propagation delay	A, B and C to Y; see <u>Figure 13</u>	[2]							
		V _{CC} = 0.8 V		-	37.8	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$		4.6	10.4	20.9	3.9	21.8	22.3	ns
		V _{CC} = 1.4 V to 1.6 V		3.6	7.4	12.2	3.8	13.4	14.1	ns
		V _{CC} = 1.65 V to 1.95 V		3.5	6.2	9.9	3.1	11.1	11.8	ns
		V_{CC} = 2.3 V to 2.7 V		3.4	5.2	7.4	3.1	8.3	8.8	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		3.2	4.9	6.6	2.8	7.0	7.4	ns
C _L = 5 pl	F, 10 pF, 15 pF and	30 pF								
C _{PD}	power dissipation	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$	<u>[3][4]</u>							
	capacitance	V _{CC} = 0.8 V		-	2.6	-	-	-	-	pF
		V _{CC} = 1.1 V to 1.3 V		-	2.8	-	-	-	-	pF
		V _{CC} = 1.4 V to 1.6 V		-	2.9	-	-	-	-	pF
		V _{CC} = 1.65 V to 1.95 V		-	3.1	-	-	-	-	pF
		V_{CC} = 2.3 V to 2.7 V		-	3.7	-	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	4.3	-	-	-	-	pF

Table 9. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit, see <u>Figure 14</u>.

[1] All typical values are measured at nominal $V_{\mbox{CC}}.$

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] All specified values are the average typical values over all stated loads.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

Low-power configurable multiple function gate

12. Waveforms




Table 10. Measurement points

Supply voltage	Output	Input					
V _{cc}	V _M	V _M	VI	$t_r = t_f$			
0.8 V to 3.6 V	$0.5 imes V_{CC}$	$0.5 imes V_{CC}$	V _{CC}	≤ 3.0 ns			

Low-power configurable multiple function gate




Table 11. Test data

Supply voltage	Load	V _{EXT}			
V _{cc}	CL	R _L [1]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k Ω or 1 M Ω	open	GND	$2 \times V_{CC}$

[1] For measuring enable and disable times, $R_L = 5 \text{ k}\Omega$. For measuring propagation delays, set-up and hold times, and pulse width, $R_L = 1 \text{ M}\Omega$.

12 of 24

Low-power configurable multiple function gate


13. Transfer characteristics

Table 12. Transfer characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 14</u>.

Symbol	Parameter	Conditions		25 °C		–40 °C to +125 °C			Unit	
				n	Тур	Max	Min	Max (85 °C)	Max (125 °C)	
V _{T+}	positive-going threshold voltage	see <u>Figure 15</u> and Figure 16								
		V _{CC} = 0.8 V	0.3	0	-	0.60	0.30	0.60	0.62	V
		V _{CC} = 1.1 V	0.5	3	-	0.90	0.53	0.90	0.92	V
		V _{CC} = 1.4 V	0.7	4	-	1.11	0.74	1.11	1.13	V
		V _{CC} = 1.65 V	0.9	1	-	1.29	0.91	1.29	1.31	V
		V _{CC} = 2.3 V	1.3	7	-	1.77	1.37	1.77	1.80	V
		V _{CC} = 3.0 V	1.8	8	-	2.29	1.88	2.29	2.32	V
	negative-going threshold voltage	see <u>Figure 15</u> and Figure 16								
		V _{CC} = 0.8 V	0.1	0	-	0.60	0.10	0.60	0.60	V
		V _{CC} = 1.1 V	0.2	6	-	0.65	0.26	0.65	0.65	V
		V _{CC} = 1.4 V	0.3	9	-	0.75	0.39	0.75	0.75	V
		V _{CC} = 1.65 V	0.4	7	-	0.84	0.47	0.84	0.84	V
		V _{CC} = 2.3 V	0.6	9	-	1.04	0.69	1.04	1.04	V
		V _{CC} = 3.0 V	0.8	8	-	1.24	0.88	1.24	1.24	V
V _H hyst	hysteresis voltage	$(V_{T+} - V_{T-})$; see Figure 15, Figure 16, Figure 17 and Figure 18								
		V _{CC} = 0.8 V	0.0	7	-	0.50	0.07	0.50	0.50	V
		V _{CC} = 1.1 V	0.0	8	-	0.46	0.08	0.46	0.46	V
		V _{CC} = 1.4 V	0.1	8	-	0.56	0.18	0.56	0.56	V
		V _{CC} = 1.65 V	0.2	7	-	0.66	0.27	0.66	0.66	V
		V _{CC} = 2.3 V	0.5	3	-	0.92	0.53	0.92	0.92	V
		V _{CC} = 3.0 V	0.7	9	-	1.31	0.79	1.31	1.31	V


14. Waveform transfer characteristics




NXP Semiconductors

74AUP1G57

Low-power configurable multiple function gate





NXP Semiconductors

74AUP1G57

Low-power configurable multiple function gate

15. Package outline




Fig 19. Package outline SOT363 (SC-88)

All information provided in this document is subject to legal disclaimers.

Low-power configurable multiple function gate




Fig 20. Package outline SOT886 (XSON6)

All information provided in this document is subject to legal disclaimers.

Low-power configurable multiple function gate





Fig 21. Package outline SOT891 (XSON6)

All information provided in this document is subject to legal disclaimers.

Low-power configurable multiple function gate




XSON6: extremely thin small outline package; no leads; 6 terminals; body 0.9 x 1.0 x 0.35 mm

Fig 22. Package outline SOT1115 (XSON6)

All information provided in this document is subject to legal disclaimers.

Low-power configurable multiple function gate




XSON6: extremely thin small outline package; no leads; 6 terminals; body 1.0 x 1.0 x 0.35 mm

Fig 23. Package outline SOT1202 (XSON6)

All information provided in this document is subject to legal disclaimers.

Low-power configurable multiple function gate



X2SON6: plastic thermal enhanced extremely thin small outline package; no leads; 6 terminals; body 1.0 x 0.8 x 0.35 mm

Fig 24. Package outline SOT1255 (X2SON6)

74AUP1G57 **Product data sheet**

Low-power configurable multiple function gate

16. Abbreviations

Table 13. Abbreviations			
Acronym	Description		
CDM	Charged Device Model		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
MM	Machine Model		

17. Revision history

Table 14.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AUP1G57 v.7	20150916	Product data sheet	-	74AUP1G57 v.6	
Modifications:	Added type number 74AUP1G57GX (SOT1255/X2SON6).				
74AUP1G57 v.6	20120815	Product data sheet	-	74AUP1G57 v.5	
Modifications:	 Package outline drawing of SOT886 (Figure 20) modified. 				
74AUP1G57 v.5	20111125	Product data sheet	-	74AUP1G57 v.4	
74AUP1G57 v.4	20100720	Product data sheet	-	74AUP1G57 v.3	
74AUP1G57 v.3	20090622	Product data sheet	-	74AUP1G57 v.2	
74AUP1G57 v.2	20090323	Product data sheet	-	74AUP1G57 v.1	
74AUP1G57 v.1	20061123	Product data sheet	-	-	

Low-power configurable multiple function gate

18. Legal information

18.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2015. All rights reserved.

Low-power configurable multiple function gate

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74AUP1G57

23 of 24

Low-power configurable multiple function gate

20. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 3
7	Functional description 4
7.1	Logic configurations 4
8	Limiting values 5
9	Recommended operating conditions 6
10	Static characteristics 6
11	Dynamic characteristics 9
12	Waveforms 11
13	Transfer characteristics
14	Waveform transfer characteristics
15	Package outline 15
16	Abbreviations
17	Revision history
18	Legal information 22
18.1	Data sheet status 22
18.2	Definitions 22
18.3	Disclaimers 22
18.4	Trademarks
19	Contact information 23
20	Contents 24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2015.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 September 2015 Document identifier: 74AUP1G57