

# 74CBTLV3126

**4-bit bus switch**

Rev. 01 — 5 January 2010

Product data sheet

## 1. General description

The 74CBTLV3126 provides a 4-bit high-speed bus switch with separate output enable inputs (1OE to 4OE). The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The switch is disabled (high-impedance OFF-state) when the output enable (nOE) input is LOW.

To ensure the high-impedance OFF-state during power-up or power-down, nOE should be tied to the GND through a pull-down resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver.

Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall times across the entire V<sub>CC</sub> range from 2.3 V to 3.6 V.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

## 2. Features

- Supply voltage range from 2.3 V to 3.6 V
- Standard '126'-type pinout
- High noise immunity
- Complies with JEDEC standard:
  - ◆ JESD8-5 (2.3 V to 2.7 V)
  - ◆ JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
  - ◆ CDM AEC-Q100-011 revision B exceeds 1000 V
- 5 Ω switch connection between two ports
- Rail to rail switching on data I/O ports
- CMOS low power consumption
- Latch-up performance exceeds 250 mA per JESD78B Class I level A
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C


### 3. Ordering information

**Table 1. Ordering information**

Type number	Package				Version
	Temperature range	Name	Description		
74CBTLV3126DS	-40 °C to +125 °C	SSOP16 <sup>[1]</sup>	plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm		SOT519-1
74CBTLV3126PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm		SOT402-1
74CBTLV3126BQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm		SOT762-1


[1] Also known as QSOP16.

### 4. Functional diagram



www.DataSheet4U.com




**Fig 1. Logic symbol**



**Fig 2. Logic diagram (one switch)**

## 5. Pinning information

### 5.1 Pinning

 <p><b>74CBTLV3126</b></p> <table border="1"> <tr><td>n.c.</td><td>1</td></tr> <tr><td>1OE</td><td>2</td></tr> <tr><td>1A</td><td>3</td></tr> <tr><td>1B</td><td>4</td></tr> <tr><td>2OE</td><td>5</td></tr> <tr><td>2A</td><td>6</td></tr> <tr><td>2B</td><td>7</td></tr> <tr><td>GND</td><td>8</td></tr> <tr><td></td><td>9 n.c.</td></tr> <tr><td></td><td>10</td></tr> <tr><td></td><td>11</td></tr> <tr><td></td><td>12</td></tr> <tr><td></td><td>13</td></tr> <tr><td></td><td>14</td></tr> <tr><td></td><td>15</td></tr> <tr><td></td><td>16 V<sub>CC</sub></td></tr> </table> <p>001aa1246</p> <p><b>Fig 3. Pin configuration SOT519-1 (SSOP16)</b></p>	n.c.	1	1OE	2	1A	3	1B	4	2OE	5	2A	6	2B	7	GND	8		9 n.c.		10		11		12		13		14		15		16 V <sub>CC</sub>	 <p><b>74CBTLV3126</b></p> <table border="1"> <tr><td>1OE</td><td>1</td></tr> <tr><td>1A</td><td>2</td></tr> <tr><td>1B</td><td>3</td></tr> <tr><td>2OE</td><td>4</td></tr> <tr><td>2A</td><td>5</td></tr> <tr><td>2B</td><td>6</td></tr> <tr><td>GND</td><td>7</td></tr> <tr><td></td><td>8</td></tr> <tr><td></td><td>9</td></tr> <tr><td></td><td>10</td></tr> <tr><td></td><td>11</td></tr> <tr><td></td><td>12</td></tr> <tr><td></td><td>13</td></tr> <tr><td></td><td>14 V<sub>CC</sub></td></tr> </table> <p>001aa1247</p> <p><b>Fig 4. Pin configuration SOT402-1 (TSSOP14)</b></p>	1OE	1	1A	2	1B	3	2OE	4	2A	5	2B	6	GND	7		8		9		10		11		12		13		14 V <sub>CC</sub>	 <p><b>74CBTLV3126</b></p> <p>terminal 1 index area</p> <table border="1"> <tr><td>1OE</td><td>1</td></tr> <tr><td>1A</td><td>2</td></tr> <tr><td>1B</td><td>3</td></tr> <tr><td>2OE</td><td>4</td></tr> <tr><td>2A</td><td>5</td></tr> <tr><td>2B</td><td>6</td></tr> <tr><td>GND(1)</td><td>7</td></tr> <tr><td>GND</td><td>8</td></tr> <tr><td></td><td>9</td></tr> <tr><td></td><td>10</td></tr> <tr><td></td><td>11</td></tr> <tr><td></td><td>12</td></tr> <tr><td></td><td>13</td></tr> <tr><td></td><td>14 V<sub>CC</sub></td></tr> </table> <p>001aa1248</p> <p>Transparent top view</p> <p><b>Fig 5. Pin configuration SOT762-1 (DHVQFN14)</b></p> <p>(1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input.</p>	1OE	1	1A	2	1B	3	2OE	4	2A	5	2B	6	GND(1)	7	GND	8		9		10		11		12		13		14 V <sub>CC</sub>
n.c.	1																																																																																									
1OE	2																																																																																									
1A	3																																																																																									
1B	4																																																																																									
2OE	5																																																																																									
2A	6																																																																																									
2B	7																																																																																									
GND	8																																																																																									
	9 n.c.																																																																																									
	10																																																																																									
	11																																																																																									
	12																																																																																									
	13																																																																																									
	14																																																																																									
	15																																																																																									
	16 V <sub>CC</sub>																																																																																									
1OE	1																																																																																									
1A	2																																																																																									
1B	3																																																																																									
2OE	4																																																																																									
2A	5																																																																																									
2B	6																																																																																									
GND	7																																																																																									
	8																																																																																									
	9																																																																																									
	10																																																																																									
	11																																																																																									
	12																																																																																									
	13																																																																																									
	14 V <sub>CC</sub>																																																																																									
1OE	1																																																																																									
1A	2																																																																																									
1B	3																																																																																									
2OE	4																																																																																									
2A	5																																																																																									
2B	6																																																																																									
GND(1)	7																																																																																									
GND	8																																																																																									
	9																																																																																									
	10																																																																																									
	11																																																																																									
	12																																																																																									
	13																																																																																									
	14 V <sub>CC</sub>																																																																																									

### 5.2 Pin description

**Table 2. Pin description**

Symbol	Pin	Description	
		SOT402-1 and SOT762-1	SOT519-1
1OE to 4OE	1, 4, 10, 13	2, 5, 12, 15	output enable input
1A to 4A,	2, 5, 9, 12	3, 6, 11, 14	A input/output
1B to 4B	3, 6, 8, 11	4, 7, 10, 13	B output/input
GND	7	8	ground (0 V)
V <sub>CC</sub>	14	16	positive supply voltage
n.c.	-	1, 9	not connected

## 6. Functional description

**Table 3. Function table<sup>[1]</sup>**

Output enable input OE	Function switch
L	OFF-state
H	ON-state

[1] H = HIGH voltage level; L = LOW voltage level.

## 7. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+4.6	V
V <sub>I</sub>	input voltage	control inputs	[1] -0.5	+4.6	V
V <sub>SW</sub>	switch voltage	enable and disable mode	[2] -0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V	-50	-	mA
I <sub>SK</sub>	switch clamping current	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V	-	±50	mA
I <sub>SW</sub>	switch current	V <sub>SW</sub> = 0 V to V <sub>CC</sub>	-	±128	mA
I <sub>CC</sub>	supply current		-	+100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[3] -	500	mW

[1] The minimum input voltage rating may be exceeded if the input clamping current ratings are observed.

[2] The switch voltage ratings may be exceeded if switch clamping current ratings are observed

[3] For SSOP16 and TSSOP14 packages: P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.

For DHVQFN14 packages: P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

## 8. Recommended operating conditions

**Table 5. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		2.3	3.6	V
V <sub>I</sub>	input voltage	control inputs	0	3.6	V
V <sub>SW</sub>	switch voltage	enable and disable mode	0	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	pin nOE; V <sub>CC</sub> = 2.3 V to 3.6 V	0	200	ns/V

## 9. Static characteristics

**Table 6. Static characteristics**

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to +85 °C			T <sub>amb</sub> = -40 °C to +125 °C			Unit
			Min	Typ[1]	Max	Min	Max		
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	-	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.0	-	-	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	0.9	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	-	0.9	-	0.9	-	V
I <sub>I</sub>	input leakage current	pin nOE; V <sub>I</sub> = GND to V <sub>CC</sub> ; V <sub>CC</sub> = 3.6 V	-	-	±1.0	-	±20	μA	
I <sub>S(OFF)</sub>	OFF-state leakage current	V <sub>CC</sub> = 3.6 V; see Figure 6	-	-	±1	-	±20	μA	


**Table 6. Static characteristics ...continued**

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to +85 °C			T <sub>amb</sub> = -40 °C to +125 °C			Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max		
I <sub>S(ON)</sub>	ON-state leakage current	V <sub>CC</sub> = 3.6 V; see <a href="#">Figure 7</a>	-	-	±1	-	±20	μA	
I <sub>OFF</sub>	power-off leakage current	V <sub>I</sub> or V <sub>O</sub> = 0 V to 3.6 V; V <sub>CC</sub> = 0 V	-	-	±10	-	±50	μA	
I <sub>CC</sub>	supply current	V <sub>I</sub> = GND or V <sub>CC</sub> ; I <sub>O</sub> = 0 A; V <sub>SW</sub> = GND or V <sub>CC</sub> ; V <sub>CC</sub> = 3.6 V	-	-	10	-	50	μA	
ΔI <sub>CC</sub>	additional supply current	pin nOE; V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; <sup>[2]</sup> V <sub>SW</sub> = GND or V <sub>CC</sub> ; V <sub>CC</sub> = 3.6 V	-	-	300	-	2000	μA	
C <sub>I</sub>	input capacitance	pin nOE; V <sub>CC</sub> = 3.3 V; V <sub>I</sub> = 0 V to 3.3 V	-	0.9	-	-	-	pF	
C <sub>S(OFF)</sub>	OFF-state capacitance	V <sub>CC</sub> = 3.3 V; V <sub>I</sub> = 0 V to 3.3 V	-	5.2	-	-	-	pF	
C <sub>S(ON)</sub>	ON-state capacitance	V <sub>CC</sub> = 3.3 V; V <sub>I</sub> = 0 V to 3.3 V	-	14.3	-	-	-	pF	

[1] All typical values are measured at T<sub>amb</sub> = 25 °C.[2] One input at 3 V, other inputs at V<sub>CC</sub> or GND.

## 9.1 Test circuits



## 9.2 ON resistance

**Table 7. Resistance  $R_{ON}$**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 8](#).


Symbol	Parameter	Conditions	$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max		
$R_{ON}$	ON resistance	$V_{CC} = 2.3\text{ V}$ to $2.7\text{ V}$ ; see <a href="#">Figure 9</a> to <a href="#">Figure 11</a>	$I_{SW} = 64\text{ mA}; V_I = 0\text{ V}$	-	4.2	8.0	-	15.0	$\Omega$
				-	4.2	8.0	-	15.0	$\Omega$
				-	8.4	40.0	-	60.0	$\Omega$
				-	4.0	7.0	-	11.0	$\Omega$
				-	4.0	7.0	-	11.0	$\Omega$
		$V_{CC} = 3.0\text{ V}$ to $3.6\text{ V}$ ; see <a href="#">Figure 12</a> to <a href="#">Figure 14</a>	$I_{SW} = 15\text{ mA}; V_I = 2.4\text{ V}$	-	6.2	15.0	-	25.5	$\Omega$
				-	4.0	7.0	-	11.0	$\Omega$
				-	4.0	7.0	-	11.0	$\Omega$
				-	6.2	15.0	-	25.5	$\Omega$
				-	4.0	7.0	-	11.0	$\Omega$

[1] Typical values are measured at  $T_{amb} = 25^{\circ}\text{C}$  and nominal  $V_{CC}$ .

[2] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


## 9.3 ON resistance test circuit and graphs

www.DataSheet4U.com




$$R_{ON} = V_{SW} / I_{SW}.$$

**Fig 8. Test circuit for measuring ON resistance (one switch)**




**Fig 9. ON resistance as a function of input voltage;**


$V_{CC} = 2.5\text{ V}$ ;  $I_{SW} = 15\text{ mA}$



**Fig 10.** ON resistance as a function of input voltage;  
 $V_{CC} = 2.5\text{ V}$ ;  $I_{SW} = 24\text{ mA}$




**Fig 11.** ON resistance as a function of input voltage;  
 $V_{CC} = 2.5\text{ V}$ ;  $I_{SW} = 64\text{ mA}$




www.DataSheet4U.com

**Fig 12.** ON resistance as a function of input voltage;  
 $V_{CC} = 3.3\text{ V}$ ;  $I_{SW} = 15\text{ mA}$



**Fig 13.** ON resistance as a function of input voltage;  
 $V_{CC} = 3.3\text{ V}$ ;  $I_{SW} = 24\text{ mA}$



- (1)  $T_{amb} = 125\text{ }^{\circ}\text{C}$ .
- (2)  $T_{amb} = 85\text{ }^{\circ}\text{C}$ .
- (3)  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .
- (4)  $T_{amb} = -40\text{ }^{\circ}\text{C}$ .

**Fig 14.** ON resistance as a function of input voltage;  $V_{CC} = 3.3\text{ V}$ ;  $I_{SW} = 64\text{ mA}$

## 10. Dynamic characteristics

**Table 8. Dynamic characteristics**

$GND = 0\text{ V}$ ; for test circuit see [Figure 17](#)

Symbol	Parameter	Conditions	$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$		$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$		Unit
			Min	Typ <sup>[1]</sup>	Max	Min	
$t_{pd}$	propagation delay	nA to nB or nB to nA; see <a href="#">Figure 15</a>	[2][3]				
		$V_{CC} = 2.3\text{ V}$ to $2.7\text{ V}$	-	-	0.13	-	0.20 ns
		$V_{CC} = 3.0\text{ V}$ to $3.6\text{ V}$	-	-	0.20	-	0.31 ns
$t_{en}$	enable time	nOE to nA or nB; see <a href="#">Figure 16</a>	[4]				
		$V_{CC} = 2.3\text{ V}$ to $2.7\text{ V}$	1.0	2.5	4.5	1.0	6.0 ns
		$V_{CC} = 3.0\text{ V}$ to $3.6\text{ V}$	1.0	2.2	4.2	1.0	6.0 ns
$t_{dis}$	disable time	nOE to nA or nB; see <a href="#">Figure 16</a>	[5]				
		$V_{CC} = 2.3\text{ V}$ to $2.7\text{ V}$	1.0	2.6	4.7	1.0	6.5 ns
		$V_{CC} = 3.0\text{ V}$ to $3.6\text{ V}$	1.0	3.4	4.8	1.0	6.5 ns

[1] All typical values are measured at  $T_{amb} = 25\text{ }^{\circ}\text{C}$  and at nominal  $V_{CC}$ .


[2] The propagation delay is the calculated RC time constant of the maximum on-state resistance of the switch and the load capacitance, when driven by an ideal voltage source (zero output impedance).

[3]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

[4]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .

[5]  $t_{dis}$  is the same as  $t_{PHZ}$  and  $t_{PLZ}$ .


## 11. Waveforms




**Fig 15. The data input (nA or nB) to output (nB or nA) propagation delays**

**Table 9. Measurement points**

Supply voltage	Input	Output				
$V_{CC}$	$V_M$	$V_I$	$t_r = t_f$	$V_M$	$V_X$	$V_Y$
2.3 V to 2.7 V	0.5 $V_{CC}$	$V_{CC}$	$\leq 2.0$ ns	0.5 $V_{CC}$	$V_{OL} + 0.15$ V	$V_{OH} - 0.15$ V
3.0 V to 3.6 V	0.5 $V_{CC}$	$V_{CC}$	$\leq 2.0$ ns	0.5 $V_{CC}$	$V_{OL} + 0.3$ V	$V_{OH} - 0.3$ V



**Fig 16. Enable and disable times**



Test data is given in [Table 10](#).

Definitions for test circuit:

$R_L$  = Load resistance.

$C_L$  = Load capacitance including jig and probe capacitance.

$R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

$V_{EXT}$  = External voltage for measuring switching times.


**Fig 17. Test circuit for measuring switching times**

**Table 10. Test data**

Supply voltage	Load		$V_{EXT}$		
$V_{CC}$	$C_L$	$R_L$	$t_{PLH}, t_{PHL}$	$t_{PZH}, t_{PHZ}$	$t_{PZL}, t_{PLZ}$
2.3 V to 2.7 V	30 pF	500 $\Omega$	open	GND	2 $V_{CC}$
3.0 V to 3.6 V	50 pF	500 $\Omega$	open	GND	2 $V_{CC}$

## 12. Package outline

SSOP16: plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm SOT519-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	v	w	y	z <sup>(1)</sup>	θ
mm	1.73	0.25 0.10	1.55 1.40	0.25	0.31 0.20	0.25 0.18	5.0 4.8	4.0 3.8	0.635	6.2 5.8	1	0.89 0.41	0.2	0.18	0.09	0.18 0.05	8° 0°

**Note**


1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT519-1						-99-05-04 03-02-18

Fig 18. Package outline SOT519-1 (SSOP16)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.1 0.05	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

**Notes**

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT402-1		MO-153				-99-12-27 03-02-18

**Fig 19. Package outline SOT402-1 (TSSOP14)**

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;  
14 terminals; body 2.5 x 3 x 0.85 mm

SOT762-1

www.DataSheet4U.com



## DIMENSIONS (mm are the original dimensions)

UNIT	$A^{(1)}$ max.	$A_1$	$b$	$c$	$D^{(1)}$	$D_h$	$E^{(1)}$	$E_h$	$e$	$e_1$	$L$	$v$	$w$	$y$	$y_1$
mm	1 0.00	0.05 0.18	0.30 0.2	0.2	3.1 2.9	1.65 1.35	2.6 2.4	1.15 0.85	0.5	2	0.5 0.3	0.1	0.05 0.05	0.05 0.1	

## Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT762-1	---	MO-241	---			-02-10-17 03-01-27

Fig 20. Package outline SOT762-1 (DHVQFN14)

## 13. Abbreviations

**Table 11. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

## 14. Revision history

**Table 12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74CBTLV3126_1	20100105	Product data sheet	-	-

## 15. Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 17. Contents

<b>1</b>	<b>General description.....</b>	<b>1</b>
<b>2</b>	<b>Features .....</b>	<b>1</b>
<b>3</b>	<b>Ordering information.....</b>	<b>2</b>
<b>4</b>	<b>Functional diagram .....</b>	<b>2</b>
<b>5</b>	<b>Pinning information.....</b>	<b>3</b>
5.1	Pinning .....	3
5.2	Pin description .....	3
<b>6</b>	<b>Functional description .....</b>	<b>3</b>
<b>7</b>	<b>Limiting values.....</b>	<b>4</b>
<b>8</b>	<b>Recommended operating conditions.....</b>	<b>4</b>
<b>9</b>	<b>Static characteristics.....</b>	<b>4</b>
9.1	Test circuits.....	5
9.2	ON resistance.....	6
9.3	ON resistance test circuit and graphs.....	6
<b>10</b>	<b>Dynamic characteristics .....</b>	<b>8</b>
<b>11</b>	<b>Waveforms .....</b>	<b>9</b>
<b>12</b>	<b>Package outline .....</b>	<b>11</b>
<b>13</b>	<b>Abbreviations.....</b>	<b>14</b>
<b>14</b>	<b>Revision history.....</b>	<b>14</b>
<b>15</b>	<b>Legal information.....</b>	<b>15</b>
15.1	Data sheet status .....	15
15.2	Definitions.....	15
15.3	Disclaimers.....	15
15.4	Trademarks.....	15
<b>16</b>	<b>Contact information.....</b>	<b>15</b>
<b>17</b>	<b>Contents .....</b>	<b>16</b>