

April 1988 Revised August 1999

# 74F269

# **8-Bit Bidirectional Binary Counter**

## **General Description**

The 74F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a  $U/\overline{D}$  input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

#### **Features**


- Synchronous counting and loading
- Built-in lookahead carry capability
- Count frequency 100 MHz
- Supply current 113 mA typ
- 300 mil slimline package

## **Ordering Code:**


Order Number	Package Number	Package Description
74F269SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F269SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbols**



# **Connection Diagram**



## **Function Table**


PE	CEP	CET	U/D	СР	Function				
L	Х	Х	Х	\	Parallel Load All				
					Flip-Flops				
Н	Н	Х	Х	~	Hold				
Н	Χ	Н	Х	~	Hold (TC Held HIGH)				
Н	L	L	Н	~	Count Up				
Ι	L	L	L	\	Count Down				

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

# Unit Loading/Fan Out

Din Name	December 1	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
P <sub>0</sub> -P <sub>7</sub>	Parallel Data Inputs	1.0/1.0	20 μA/–0.6 mA	
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
U/D	Up-Down Count Control Input	1.0/1.0	20 μA/–0.6 mA	
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
СР	Clock Input	1.0/1.0	20 μA/–0.6 mA	
TC	Terminal Count Output (Active LOW)	5.0/33.3	−1 mA/20 mA	
Q <sub>0</sub> -Q <sub>7</sub>	Flip-Flop Outputs	50/33.3	−1 mA/20 mA	

# Logic Diagram



# **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C

V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA)

## **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**


Symbol	Parameter Input HIGH Voltage		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions		
V <sub>IH</sub>			2.0			V		Recognized as a HIGH Signal		
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA		
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA		
	Voltage	5% V <sub>CC</sub>	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$		
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	1 - 20 mA		
	Voltage				0.5	V	IVIIII	I <sub>OL</sub> = 20 mA		
I <sub>IH</sub>	Input HIGH Current				5.0	μΑ	Max	V <sub>IN</sub> = 2.7V		
I <sub>BVI</sub>	Input HIGH Current				7.0		Max	V <sub>IN</sub> = 7.0V		
	Breakdown Test				7.0	μА	IVIAX	$v_{IN} = 7.0v$		
I <sub>CEX</sub>	Output HIGH Leakage Current				50	μА	Max	V V		
								$V_{OUT} = V_{CC}$		
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A$		
			4.73			V	0.0	All Other Pins Grounded		
l <sub>OD</sub>	Output Leakage	utput Leakage			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV		
	Circuit Current				3.73			All Other Pins Grounded		
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V		
los	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V		
Іссн	Power Supply Current			104	125	mA	Max	V <sub>O</sub> = HIGH		
I <sub>CCL</sub>	Power Supply Current			113	135	mA	Max	$V_O = LOW$		


# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0^{\circ}C$ to $+70^{\circ}C$ $V_{CC} = 5.0V$ $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100			85		MHz
t <sub>PLH</sub>	Propagation Delay	3.5		8.0	3.5	7.0	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub> (Count-Up)	4.5		10.5	4.5	11.0	
t <sub>PLH</sub>	Propagation Delay	3.5		7.5	3.5	10.0	ns
t <sub>PHL</sub>	U/D to TC	4.5		7.5	4.5	11.0	
t <sub>PLH</sub>	Propagation Delay	3.5		7.0	3.5	10.5	
t <sub>PHL</sub>	CET to TC	3.0		10.5	3.0	11.5	ns
t <sub>PLH</sub>	Propagation Delay	4.5		10.0	4.5	10.5	
t <sub>PHL</sub>	CP to TC	5.0		10.0	4.5	10.5	ns
t <sub>PLH</sub>	Propagation Delay	3.5		10.5	3.5	11.0	
t <sub>PHL</sub>	CP to <sub>Qn</sub> (Count-Down)	4.5		10.5	4.5	11.0	ns
t <sub>PLH</sub>	Propagation Delay	3.5		7.0	3.5	10.0	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub> (Load)	4.0		7.0	4.0	7.0	113

# **AC Operating Requirements**

		$T_A = +25^{\circ}C$		$T_A = 0$ °C to +70°C		Units
Symbol	Parameter	$V_{CC} = +5.0V$		$V_{CC} = 5.0V$		
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.5		4.0		
t <sub>S</sub> (L)	Data to CP	3.0		3.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		2.0		115
t <sub>H</sub> (L)	Data to CP	1.0		1.0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	5.5		6.5		
t <sub>S</sub> (L)	PE to CP	5.5		6.5		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns
t <sub>H</sub> (L)	PE to CP	0		0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	6.0		6.5		
t <sub>S</sub> (L)	CET or CEP to CP	8.0		9.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		115
t <sub>H</sub> (L)	CET or CEP to CP	0		0		
t <sub>W</sub> (H)	Clock Pulse Width, HIGH or LOW	3.5		3.5		ns
t <sub>W</sub> (L)		3.5		4.0		115
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	8.0		9.5		ns
t <sub>S</sub> (L)	U/D to CP	6.0		7.0		115
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0.0		0.0		ns
t <sub>H</sub> (L)	U/D to CP	0.0		0.0		115





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com