

January 1995

54F/74F413 64 x 4 First-In First-Out Buffer Memory with Parallel I/O

## 54F/74F413 64 x 4 First-In First-Out Buffer Memory with Parallel I/O

### **General Description**

The 'F413 is an expandable fall-through type high-speed First-In First-Out (FIFO) buffer memory organized as 64 words by four bits. The 4-bit input and output registers record and transmit, respectively, asynchronous data in parallel form. Control pins on the input and output allow for handshaking and expansion. The 4-bit wide, 62-bit deep fallthrough stack has self-contained control logic.


## **Features**


- Separate input and output clocks
- Parallel input and output
- Expandable without external logic
- I 15 MHz data rate
  - Supply current 160 mA max
  - Available in SOIC, (300 mil only)

Commercial	Military	Package Number	Package Description			
74F413PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line			
	54F413DM (Note 1)	J16A	16-Lead Ceramic Dual-In-Line			

Note 1: Military grade device with environmental and burn-in processing. Use suffix = DMQB.

## Logic Symbol





TRI-STATE® is a registered trademark of National Semiconductor Corporation.

RRD-B30M105/Printed in U. S. A.

©1995 National Semiconductor Corporation TL/F/9541

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>		
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	1.0/0.667	20 µA/−0.4 mA		
O <sub>0</sub> -O <sub>3</sub>	Data Outputs	50/13.3	-1 mA/8 mA		
IR	Input Ready	1.0/0.667	20 μA/-0.4 mA		
SI	Shift In	1.0/0.667	20 µA/-0.4 mA		
SO	Shift Out	1.0/0.667	20 µA/-0.4 mA		
OR	Output Ready	1.0/0.667	20 µA/-0.4 mA		
MR	Master Reset	1.0/0.667	20 µA/-0.4 mA		

#### **Functional Description**


Data Input-Data is entered into the FIFO on D0-D3 inputs. To enter data the Input Ready (IR) should be HIGH, indicating that the first location is ready to accept data. Data then present at the four data inputs is entered into the first location when the Shift In (SI) is brought HIGH. An SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. If the memory is full, IR will remain LOW.

Data Transfer-Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. The tPT parameter defines the time required for the first data to travel from input to the output of a previously empty device.

#### **Block Diagram**

Data Output-Data is read from the O0-O3 outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW, the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and  $O_0-O_3$  remains as before, i.e., data does not change if FIFO is empty.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tPT) or completely empty (Output Ready stays LOW for at least tPT).



## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.  $65^{\circ}$ C to  $\pm 150^{\circ}$ C C+ т.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
TRI-STATE <sup>®</sup> Output	-0.5V to $+5.5V$
Current Applied to Output	

#### twice the rated I<sub>OL</sub> (mA) in LOW State (Max) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under

these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## **DC Electrical Characteristics**

## **Recommended Operating** Conditions

### Free Air Ambient Temperature


 $-55^{\circ}C$  to  $+125^{\circ}C$ Military Commercial Supply Voltage Military +4.5V to +5.5V Commercial


 $0^{\circ}C$  to  $+70^{\circ}C$ 

# +4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	v <sub>cc</sub>	Conditions	
oymbol			Min	Тур	Max	onito	•00	Conditions	
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signa	
V <sub>CD</sub>	Input Clamp Diode V	/oltage			-1.5	V	Min	$I_{IN} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.4 2.4 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	v	Min	$I_{OL} = 8 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	
IIH	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Мах	V <sub>IN</sub> = 2.7V	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage Test	74F	4.75			v	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
Ι <sub>ΙL</sub>	Input LOW Current				-0.4	mA	Max	$V_{IN} = 0.5V$	
I <sub>OS</sub>	Output Short-Circuit	Current	-20		-130	mA	Max	$V_{OUT} = 0V$	
ICCH	Power Supply Curre	nt		115	160	mA	Max	V <sub>O</sub> = HIGH	

Symbol	Parameter		74F		5	54F		74F		
			$T_A = +25$ $V_{CC} = +5$ $C_L = 50$ p	5.0V	T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		$\begin{array}{c} {\sf T_A, V_{CC} = Com} \\ {\sf C_L = 50 \ pF} \end{array}$		Unit	
		Min	Тур	Max	Min	Max	Min	Max		
f <sub>max</sub>	Shift In Rate	10			8.0		10		МН	
f <sub>max</sub>	Shift Out Rate	10			8.0		10		MH	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Shift In to IR	1.5 1.5		44.0 31.0	1.5 1.5	50.0 37.0	1.5 1.5	48.0 35.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Shift Out to OR	1.5 1.5		52.0 31.0	1.5 1.5	57.0 37.0	1.5 1.5	55.0 35.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Output Data Delay	1.5 1.5		46.0 34.0	1.5 1.5	52.0 39.0	1.5 1.5	50.0 37.0	ns	
t <sub>PLH</sub>	Propagation Delay Master Reset to IR	1.5		27.0	1.5	33.0	1.5	31.0	ns	
t <sub>PLH</sub>	Propagation Delay Master Reset to OR	1.5		30.0	1.5	34.0	1.5	32.0	ns	
AC Op	erating Requireme		74F		54F	54F		74F		
Symbol			$\begin{array}{l} \mathbf{T_A}=\ +\ \mathbf{25^\circ C}\\ \mathbf{V_{CC}}=\ +\ \mathbf{5.0V} \end{array}$		$\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{CC}} = \mathbf{Mil}$		$T_{A},V_{CC}=Com$		Unit	
			Min	Max	Min	Max	Min	Мах		
t <sub>s</sub> (H)	Setup Time, HIGH or L	OW	1.0		1.0		1.0			
t <sub>s</sub> (L)	D <sub>n</sub> to SI	214/	1.0		1.0		1.0		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LO	Jvv	10.0 10.0		10.0 10.0		10.0 10.0			
t <sub>w</sub> (H)	Shift In Pulse Width		5.0		5.0		5.0			
WUI	HIGH or LOW		10.0		10.0		10.0		ns	
					~ -		7.5			
t <sub>w</sub> (L) t <sub>w</sub> (H)	Shift Out Pulse Width		7.5 10.0		8.5 10.0					
t <sub>w</sub> (L) t <sub>w</sub> (H) t <sub>w</sub> (L)	HIGH or LOW Input Ready Pulse Wid	ith,	7.5 10.0 7.5		8.5 10.0 8.5		10.0 7.5		ns	
t <sub>w</sub> (L) t <sub>w</sub> (L) t <sub>w</sub> (L) t <sub>w</sub> (L) t <sub>w</sub> (L)	HIGH or LOW Input Ready Pulse Wid HIGH Output Ready Pulse W		10.0		10.0		10.0			
t <sub>w</sub> (L) t <sub>w</sub> (H) t <sub>w</sub> (L) t <sub>w</sub> (H)	HIGH or LOW Input Ready Pulse Wid HIGH Output Ready Pulse W LOW Master Reset Pulse W	/idth,	10.0 7.5		10.0 8.5		10.0 7.5		ns	
t <sub>w</sub> (L) t <sub>w</sub> (H) t <sub>w</sub> (L) t <sub>w</sub> (H)	HIGH or LOW Input Ready Pulse Wid HIGH Output Ready Pulse W LOW	/idth, /idth,	10.0 7.5 5.0		10.0 8.5 5.0		10.0 7.5 5.0		ns ns ns	





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications