

74F525 Programmable Counter

General Description

The 'F525 is a multi-function 28-pin device. It consists of a 16-bit count-down counter, logic to control the counter, logic to control the state of the outputs and a PLA to decode the particular function selected by the user. The list of high-speed timing applications include:

Features

- Baud rate generator
- Digitally programmed monostable
- Variable system frequency generator
- Digital filter variable sampling rate
- 16-bit data path
- External trigger
- Extremely accurate one shot w/pulse widths from 50 ns to 3.27 ms @CP = 40 MHz


74F525 Programmable Counter

August 1995

Commercial	Package Number	Package Description
74F525QC (Note 1)	V28A	28-Lead Molded Plastic Leaded Chip Carrier
74F525SC (Note 1)	M28B	28-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F525PC	N28B	28-Lead (0.600" Wide) Molded Dual-In-Line Package


Note 1: Devices also available in 13" reel. Use suffix = SCX and QCX.

Connection Diagrams



©1995 National Semiconductor Corporation TL/F/9547

RRD-B30M105/Printed in U. S. A.



Unit Loading/Fan Out

	Pin Names Description		74F
Pin Names			Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
Q	Ouput (Primarily indicates when	50/33.3	-1 mA/20 mA
	the counter has reached zero)		
Q/2	Output (Divides Q by 2)	50/33.3	-1 mA/20 mA
M ₀ -M ₂	Status Inputs	1.0/1.0	20 µA/ −0.6 mA
MR	Master Reset	1.0/1.0	20 µA/ −0.6 mA
CP	Clock Pulse	1.0/2.0	20 μA/ −1.2 mA
D ₀ -D ₁₅	Data Inputs	1.0/1.0	20 µA/ −0.6 mA
WE	Write Enable Input	1.0/1.0	20 µA/ −0.6 mA
XTR	External Trigger Input	1.0/2.0	20 µA/−1.2 mA
XTAL	Crystal Output	1.0/1.0	20 µA/-0.6 mA

Functional Description

The multi-function aspect of the device consists of eight different modes of operation. An explanation of the operation of the device in each of the modes follows. However, there is one operation that is independent of the selected mode: the loading of data. Data is latched into a set of data latches when \overline{WE} is brought from a LOW to a HIGH state. The latches are transparent when \overline{WE} is held LOW.

Operation Notes:

- 1. Device should be reset before operation.
- 2. The XTR input acts as a select line for the clock.
- 3. With XTR low, the clock goes into the counter.
- 4. With XTR high, the clock loads the counter.

5. In mode 4 and 5, during counting, the counter cannot be reloaded. XTR high freezes the count.

6. Mode 7 is the only auto-reload mode, all other modes require and XTR pulse to begin.

7. Loading 0 into the latches idles the device.

MODE 0: Interval Timer with Level Output

While XTR is HIGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally LOW, is brought HIGH and Q/2 toggles state. Taking XTR HIGH at any time enables the data in the data latches to be loaded into the counter on the rising edge of CP and clears Q. See *Figure 1*.

MODE 1: Interval Timer with Inverted Level Output

The operation is exactly the same as in Mode 0 except that Q is normally HIGH and goes LOW when the count reaches zero. Q/2 toggles on the negative-edge of Q. See *Figure 1*.

MODE 2: Interval Timer with Pulse Output

While XTR is HIGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally LOW, is brought HIGH for a single period of CP. Q/2 toggles state on the positive edge of Q. Taking XTR HIGH at any time causes the data in the data latches to be loaded into the counter on the rising edge of CP and clears Q. See *Figure 2*.

MODE 3: Interval Timer with Inverted Pulse Output

The operation is exactly the same as in Mode 2 except that Q is normally HIGH and goes LOW for a single period of CP. Q/2 toggles on the negative edge of Q. See *Figure 2*.

Functional Description (Continued)

Function Table

M ₂	M ₁	Mo	Function
0	0	0	Mode 0
0	0	1	Mode 1
0	1	0	Mode 2
0	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5
1	1	0	Mode 6
1	1	1	Mode 7

MODE 4: Interval Timer, Pulse Output with Count Hold

While XTR is HIGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally low, is brought HIGH for a single period of CP. Q/2 toggles state on the positive edge of Q. Taking XTR HIGH before the counters reach zero, stops the count-down from the point where it was held. Data cannot be reloaded into the counter until a count of zero is reached. See *Figure* 3.

MODE 5: Interval Timer, Inverted Pulse Output with Count Hold

The operation is exactly the same as Mode 4 except that Q is normally HIGH and goes LOW for a single period of CP. Q/2 toggles on the negative-edge of Q. See *Figure 3*.


Block Diagram


MODE 6: Retriggerable Synchronous One-Shot


When XTR is HIGH, the data in the data latches is loaded into the counter upon the positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP, wehre Q, normally LOW, is then brought HIGH and the counter is decremented when the count reaches zero, Q is brought LOW, and Q/2 is toggled. Bringing XTR HIGH during the count-down will allow the data in the data latches to be loaded into the counter with the next positive edge of CP, but will not affect Q. See *Figure 4*. NOTE that the pulse width of Q will be N-1 clock cycles, where N is the number loaded into the counter. N=1 should not be used as this may cause unpredictable results.

MODE 7: Frequency Generator

When XTR is HIGH, the data in the data latches is loaded into the counter upon the positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally LOW, is brought HIGH for a single period of CP and Q/2 is toggled. The same clock edge that brings Q HIGH, also loads the data in the data latches into the counter. The counter will start to count on the next positive edge of CP. This mode will run continuously after an initial XTR until stopped by MR. Taking XTR HIGH at any time causes the data in the data latches to be loaded into the counter and Q output to be cleared with the next positive edge of CP. See *Figure 5*.







Absolute Maximum Ratings (Note 1)

	v , ,
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE [®] Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
Note 1: Absolute maximum ratings are value be damaged or have its useful life impai	

Recommended Operating Conditions

Free Air Ambient Temperature Commercial Supply Voltage Commercial

 $0^{\circ}C$ to $+70^{\circ}C$

 $\pm\,4.5V$ to $\,\pm\,5.5V$

DC Electrical Characteristics

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

these conditions is not implied.


Symbol Param	ter		74F		Units	v _{cc}	Conditions	
Symbol	Farane		Min Typ Max		Units	VCC	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	74F 10% V _{CC}			0.5	V	Min	$I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Current	74F			5.0	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current Breakdown Test	74F			7.0	μΑ	Max	$V_{IN} = 7.0V$
I _{CEX}	Output HIGH Leakage Current	74F			50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded
IIL	Input LOW Current				-0.6 -1.2	mA	Max	$V_{IN} = 0.5V (D0-D15)$ $V_{IN} = 0.5V (CP, XTR)$
I _{OS}	Output Short-Circuit C	Current	-60		-150	mA	Max	$V_{OUT} = 0V$
I _{CCH}	Power Supply Curren	t		106	160	mA	Max	V _O = HIGH
ICCL	Power Supply Curren	t		106	160	mA	Max	$V_{O} = LOW$


Symbol			74F		7	4F	
	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Com C _L = 50 pF		Units
		Min	Тур	Max	Min	Max	
f _{max}	Maximum Clock Frequency	50	60		40		MHz
t _{PLH}	Propagation Delay	9.0	16.0	20.5	8.0	22.5	ns
t _{PHL}	CP to Q	8.0	12.0	15.5	7.0	17.5	
t _{PLH}	Propagation Delay	9.0	15.5	20.0	8.0	22.0	ns
t _{PHL}	CP to Q/2	10.0	15.5	20.0	9.0	22.0	
t _{PLH}	Propagation Delay	8.5	12.0	15.5	7.5	17.5	ns
t _{PHL}	XTR to Q	6.0	10.5	13.5	5.0	15.0	
t _{PLH}	Propagation Delay	11.5	16.5	21.0	10.5	23.0	ns
t _{PHL}	MR to Q	9.0	12.5	16.0	8.0	18.0	
t _{PLH}	Propagation Delay	8.0	14.0	17.5	7.0	19.5	ns
t _{PHL}	MRto Q/2	7.0	10.5	13.5	6.0	15.0	
t _{PLH}	Propagation Delay	10.0	15.0	19.0	9.0	21.0	ns
t _{PHL}	M _n to Q	10.5	17.0	21.5	9.5	23.5	

AC Operating Requirements

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		74	Units	
Symbol	Parameter			$T_{A},V_{CC}=Com$		
		Min	Max	Min	Max]
t _s (H) t _s (L)	Setup Time, HIGH or LOW D_n to \overline{WE}	2.0 4.0		2.5 4.5		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW D_n to \overline{WE}	0 2.0		0 2.5		ns
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	9.0 10.5		10.0 12.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	0 0		0 0		ns
t _s (H) t _s (L)	Setup Time, HIGH or LOW XTR to CP	7.0 8.0		8.0 9.0		ns
t _h (H)	Hold Time, HIGH or LOW XTR to CP	0		0		ns
t _s (H) t _s (L)	Setup Time, HIGH or LOW Mode to CP	33.5 33.5		35.5 35.5		ns
t _w (H)	XTR Pulse Width, HIGH	11.5		13.0		ns
t _w (L)	MR Pulse Width, LOW	7.0		8.0		ns
t _w (L)	WE Pulse Width, LOW	4.5		5.0		ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	3.5 9.5		4.0 10.5		ns
t _{rec}	Recovery Time MR to CP	5.0		6.0		ns
t _{rec}	Recovery Time Mode to CP	30.0		32.0		ns

ned as follows:	745 505 8	с х	
Temperature Range Family	<u>74F 525 S</u>	Sp Sp	pecial Variations
74F = Commercial			X = Devices shipped in 13" reel
Device Type		L Te	emperature Range C = Commercial (0°C to $+$ 70°C)
Package Code Q = Plastic Chip Carrier (PCC)			$0 = 0000000 \pm 7000$
S = Small Outline (SOIC)			
P = Plastic DIP			





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications