
10-Bit Bus Switch

The ON Semiconductor 74FST3861 is a 10–bit, high performance bus switch. The device is CMOS TTL compatible when operating between 4.0 and 5.5 Volts. The device exhibits extremely low $R_{\rm ON}$ and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

Features

- $R_{ON} < 4 \Omega$ Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3861, FST3861, CBT3861
- All Popular Packages: SOIC-24, TSSOP-24, QSOP-24
- All Devices in Package TSSOP are Inherently Pb-Free*



SO24-7/SO24-8/SO24-9

Figure 1. 24–Lead Pinout

TRUTH TABLE

Input OE	Operation
L	A Port = B Port
Н	Disconnect

NOTE:

H = HIGH Voltage Level L = LOW Voltage Level

1



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC-24 DW SUFFIX CASE 751E






TSSOP-24 DT SUFFIX CASE 948H



QSOP-24 QS SUFFIX CASE 492B





A = Assembly
Location
L, WL = Wafer Lot
Y, YY = Year
W, WW = Work

PIN NAMES

Pin	Description
ŌĒ	Bus Switch Enables
NC	No Connect
A ₁ to A ₁₀	Bus A
B ₁ to B ₁₀	Bus B

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 2. Logic Diagram

ORDERING INFORMATION

Device Order Number	Package	Shipping [†]
74FST3861DW	SOIC-24	48 Units / Rail
74FST3861DWR2	SOIC-24	2500 Units / Tape & Reel
74FST3861DT	TSSOP-24* (Pb-Free)	96 Units / Rail
74FST3861DTR2	TSSOP-24* (Pb-Free)	2500 Units / Tape & Reel
74FST3861QS	QSOP-24	96 Units / Rail
74FST3861QSR	QSOP-24	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage	-0.5 to +7.0	V
I _{IK}	DC Input Diode Current V _I < GND	-50	mA
I _{OK}	DC Output Diode Current V _O < GND	-50	mA
Ι _Ο	DC Output Sink Current	128	mA
I _{CC}	DC Supply Current per Supply Pin	±100	mA
I _{GND}	DC Ground Current per Ground Pin	±100	mA
T _{STG}	Storage Temperature Range	−65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
T_J	Junction Temperature Under Bias	+150	°C
θЈА	Thermal Resistance SOIC TSSOP QSOP	125 170 200	°C/W
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 N/A	V
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 85°C (Note 4)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Tested to EIA/JESD22-A114-A.
- 2. Tested to EIA/JESD22-A115-A.
- 3. Tested to JESD22-C101-A.
- 4. Tested to EIA/JESD78.

^{*}This package is inherently Pb-Free.

RECOMMENDED OPERATING CONDITIONS

Symbol	F	Min	Max	Unit	
V _{CC}	Supply Voltage	Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage	(Note 5)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	5.5	V
T _A	Operating Free-Air Temperature		-40	+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate Switch I/O	Switch Control Input $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	DC 5	ns/V

^{5.} Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			v _{cc}	T _A = -	40°C to	+85°C	
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
V _{IK}	Clamp Diode Resistance	I _{IN} = -18mA	4.5			-1.2	V
V _{IH}	High-Level Input Voltage		4.0 to 5.5	2.0	.0		V
V _{IL}	Low-Level Input Voltage		4.0 to 5.5			0.8	V
II	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μΑ
I _{OZ}	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5		1	±1.0	μΑ
R _{ON}	Switch On Resistance (Note 6)	V _{IN} = 0 V, I _{IN} = 64 mA	4.5		4	7	Ω
		V _{IN} = 0 V, I _{IN} = 30 mA	4.5	'V.	4	7	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.5	11.	8	15	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.0		11	20	
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} = 0	5.5			3	μΑ
ΔI_{CC}	Increase In I _{CC} per Input	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5			2.5	mA

AC ELECTRICAL CHARACTERISTICS

	4411	NA.		• •	C to +85°0 J = RD = 5		
			V _{CC} = 4	.5–5.5 V	V _{CC} =	4.0 V	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 7)	V _I = OPEN		0.25		0.25	ns
t _{PZH} , t _{PZL}	Output Enable Time, I _{OE} to Bus A, B	V _I = OPEN for t _{PZH}	1.0	5.1		5.6	ns
t _{PHZ} , t _{PLZ}	Output Disable Time, I _{OE} to Bus A, B	$V_I = OPEN \text{ for } t_{PHZ}$	1.0	5.5		5.5	ns

^{7.} This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).


CAPACITANCE (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Unit
C _{IN}	Control Pin Input Capacitance	V _{CC} = 5.0 V	3		pF
C _{I/O}	A/B Port Input/Output Capacitance	V _{CC} , OE = 5.0 V	5		pF

^{8.} $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested.

^{*}Typical values are at V_{CC} = 5.0 V and T_A = 25°C.
6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Loading and Waveforms



NOTES:

- 1. Input driven by 50 Ω source terminated in 50 $\Omega.$
- 2. CL includes load and stray capacitance.
- $*C_L = 50 pF$

Figure 3. AC Test Circuit




Figure 4. Propagation Delays





Figure 5. Enable/Disable Delays

PACKAGE DIMENSIONS

SOIC-24 **D SUFFIX**

CASE 751E-04




NOTES:


- 10 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- 4. MAXIMUM MOLD PROTHUSION 0.15 (0.006)
 PER SIDE.


 5. DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN
 EXCESS OF D DIMENSION AT MAXIMUM
 MATERIAL CONDITION. MATERIAL CONDITION.

	$\overline{}$				
		MILLIMETERS		INC	HES
	DIM	MIN	MAX	MIN	MAX
	Α	15.25	15.54	0.601	0.612
	В	7.40	7.60	0.292	0.299
	С	2.35	2.65	0.093	0.104
	D	0.35	0.49	0.014	0.019
	F	0.41	0.90	0.016	0.035
	G	1.27	BSC	0.050	BSC
0	J	0.23 4	0.32	0.009	0.013
	K	0.13	0.29	0.005	0.011
7	M	0 °	8°	0°	8°
- 70 .	Р	10.05	10.55	0.395	0.415
	R	0.25	0.75	0.010	0.029
OLE INCO					
Y1-	4.5M, 1	ONING AN 982. I ING DIN			

TSSOP-24 DT SUFFIX CASE 948H-01 ISSUE A







- IOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD
- FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
- PHOI HUSION SHALL NOT EXCEED
 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE O.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	7.70	7.90	0.303	0.311
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L		6.40 BSC		BSC
M	0°	8°	0°	8°




PACKAGE DIMENSIONS

QSOP-24 QS SUFFIX CASE 492B-0

CASE 492B-01 ISSUE O





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION: INCH
- THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING.
- PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE.
- 5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

	INC	HES	MILLIM	ETERS
DIM	MAX	MIN	MAX	MIN
Α	0.337	0.344	8.56	8.74
В	0.150	0.157	3.81	3.99
С	0.061	0.068	1.55	1.73
D	0.008	0.012	0.20	0.31
F	0.016	0.035	0.41	0.89
G	0.025	BSC 🔷	0.64	BSC
н	0.008	0.018	0.20	0.46
J	0.0098	0.0075	0.249	0.191
K	0.004	0.010	0.10	0.25
Ľ	0.230	0.244	5.84	6.20
M	0 0	8°	0°	8°
N	0°	7°	0°	7°
P	0.027	0.037	0.69	0.94
Q	0.035	DIA	0.89	DIA
R	0.035	0.045	0.89	1.14
U	0.035	0.045	0.89	1.14
٧	0°	8°	0°	8 °

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative