Dual 2-input EXCLUSIVE-OR gate Rev. 4 — 14 March 2014

Product data sheet

1. **General description**

The 74HC2G86; 74HCT2G86 is a dual 2-input EXCLUSIVE-OR gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

Features and benefits 2.

- Wide supply voltage range from 2.0 V to 6.0 V
- Input levels:
 - For 74HC2G86: CMOS level
 - For 74HCT2G86: TTL level
- Symmetrical output impedance
- High noise immunity
- Low power dissipation
- Balanced propagation delays
- Multiple package options
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

Ordering information 3.

Table 1. **Ordering information**

Type number	Package									
	Temperature range Name Description									
74HC2G86DP	–40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads;	SOT505-2						
74HCT2G86DP	_		body width 3 mm; lead length 0.5 mm							
74HC2G86DC	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads;	SOT765-1						
74HCT2G86DC	_		body width 2.3 mm							
74HC2G86GD	–40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads;	SOT996-2						
74HCT2G86GD			8 terminals; body $3 \times 2 \times 0.5$ mm							




Dual 2-input EXCLUSIVE-OR gate


4. Marking

Table 2. Marking code	
Type number	Marking code ^[1]
74HC2G86DP	H86
74HCT2G86DP	Т86
74HC2G86DC	H86
74HCT2G86DC	Т86
74HC2G86GD	H86
74HCT2G86GD	T86

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram






Dual 2-input EXCLUSIVE-OR gate

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description							
Symbol	Pin	Description					
1A, 2A	1, 5	data input					
1B, 2B	2, 6	data input					
GND	4	ground (0 V)					
1Y, 2Y	7, 3	data output					
V _{CC}	8	supply voltage					

7. Functional description

Table 4. Function table^[1]

Input	Output	
nA	nB	nY
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

[1] H = HIGH voltage level; L = LOW voltage level.

Dual 2-input EXCLUSIVE-OR gate

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5$ V or $V_{I} > V_{CC} + 0.5$ V	<u>[1]</u>	-	±20	mA
I _{ОК}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u>	-	±20	mA
I _O	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$	<u>[1]</u>	-	25	mA
I _{CC}	supply current		<u>[1]</u>	-	50	mA
I _{GND}	ground current		<u>[1]</u>	-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _D	dynamic power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[2]	-	300	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For TSSOP8 package: above 55 °C the value of P_{tot} derates linearly with 2.5 mW/K. For VSSOP8 package: above 110 °C the value of P_{tot} derates linearly with 8 mW/K. For XSON8 package: above 118 °C the value of P_{tot} derates linearly with 7.8 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	7	4HC2G8	6	74	4HCT2G	36	Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
Vi	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
	and fall rate	$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

10. Static characteristics

Table 7.Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol Parameter		Conditions	25 °C			-40 °C t	to +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC2G	86	,								
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V

Dual 2-input EXCLUSIVE-OR gate

Table 7.	Static	characteristics	continued

Voltages are	e referenced	to GND	(ground =	0 V).

Symbol	Parameter	Conditions	25 °C			–40 °C	to +85 °C	–40 °C t	Unit	
			Min	Тур	Max	Min	Max	Min	Max	-
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
	V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V	
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -20 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_0 = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	4.18	4.32	-	4.13	-	3.7	-	V
		$I_0 = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.68	5.81	-	5.63	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	1.0	-	10	-	20	μΑ
Cı	input capacitance		-	1.5	-	-	-	-	-	pF
74HCT2	G86	I				1		1	1	
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	4.18	4.32	-	4.13	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		l _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{CC}	supply current		-	-	1.0	-	10	-	20	μΑ
∆I _{CC}	additional supply current	per input; $V_{CC} = 4.5 V \text{ to } 5.5 V;$ $V_I = V_{CC} - 2.1 V; I_O = 0 A$	-	-	300	-	375	-	410	μA
Cı	input capacitance		-	1.5	-	-	-	-	-	pF

Dual 2-input EXCLUSIVE-OR gate

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit, see <u>Figure 7</u>.

Symbol	Parameter	Conditions		25 °C		_40 °C	to +85 °C	–40 °C t	to +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC2G	86	1								_
t _{pd}	propagation	nA, nB to nY; see Figure 6	1							
	delay	V _{CC} = 2.0 V	-	34	120	-	150	-	180	ns
		V _{CC} = 4.5 V	-	11	20	-	25	-	36	ns
		V _{CC} = 6.0 V	-	9.0	17	-	21	-	30	ns
t _t	transition	nY; see Figure 6	1							
	time	V _{CC} = 2.0 V	-	18	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	6	15	-	19	-	22	ns
		V _{CC} = 6.0 V		5	13	-	16	-	20	ns
C _{PD}	power dissipation capacitance	per buffer; $f_{L} = 50 \text{ pF}$; $f_{i} = 1 \text{ MHz}$; $V_{I} = \text{GND to } V_{CC}$	1 -	10	-	-	-	-	-	pF
74HCT2	G86				1	1	1	ļ	1	-
t _{pd}	propagation	nA, nB to nY; see Figure 6	1							
	delay	V _{CC} = 4.5 V	-	11	19	-	23	-	48	ns
tt	transition	nY; see Figure 6	1							
	time	V _{CC} = 4.5 V	-	6	15	-	19	-	22	ns
C _{PD}	power dissipation capacitance	$\label{eq:constraint} \begin{array}{ll} \mbox{per buffer;} & \underline{I}\\ C_L = 50 \mbox{ pF; } f_i = 1 \mbox{ MHz;} \\ V_I = GND \mbox{ to } V_{CC} \end{array}$	<u>1</u> -	9	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_t is the same as t_{TLH} and t_{THL} .

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of the outputs.

Dual 2-input EXCLUSIVE-OR gate

12. Waveforms




Table 9.Measurement points

Туре	Input	Output V _M V _X V _Y					
	V _M						
74HC2G86	0.5V _{CC}	0.5V _{CC}	0.1V _{CC}	0.9V _{CC}			
74HCT2G86	1.3 V	1.3 V 0.1V _{CC} 0.9V _{CC}					

NXP Semiconductors

74HC2G86; 74HCT2G86

Dual 2-input EXCLUSIVE-OR gate




Table 10. Test data

Туре	Input		Load		S1 position
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
74HC2G86	GND to V _{CC}	≤ 6 ns	50 pF	1 kΩ	open
74HCT2G86	GND to 3 V	≤ 6 ns	50 pF	1 kΩ	open

Dual 2-input EXCLUSIVE-OR gate

13. Package outline




Fig 8. Package outline SOT505-2 (TSSOP8)

All information provided in this document is subject to legal disclaimers.

Dual 2-input EXCLUSIVE-OR gate





Fig 9. Package outline SOT765-1 (VSSOP8)

All information provided in this document is subject to legal disclaimers.

Dual 2-input EXCLUSIVE-OR gate



XSON8: plastic extremely thin small outline package; no leads; 8 terminals: body 3 x 2 x 0.5 mm

Fig 10. Package outline SOT996-2 (XSON8)

All information provided in this document is subject to legal disclaimers.



Dual 2-input EXCLUSIVE-OR gate

14. Abbreviations

Table 11. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
НВМ	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

15. Revision history

Table 12. Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT2G86 v.4	20140314	Product data sheet	-	74HC_HCT2G86 v.3	
Modifications:	 For type numl 	pers 74HC2G86GD and 74HCT	2G86GD XSON8U h	as changed to XSON8.	
74HC_HCT2G86 v.3	20090507	Product data sheet	-	74HC_HCT2G86 v.2	
74HC_HCT2G86 v.2	20030728	Product specification	-	74HC_HCT2G86 v.1	
74HC_HCT2G86 v.1	20020717	Product specification	-	-	

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

74HC HCT2G86

Dual 2-input EXCLUSIVE-OR gate

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Dual 2-input EXCLUSIVE-OR gate

18. Contents

General description 1
Features and benefits 1
Ordering information 1
Marking 2
Functional diagram 2
Pinning information 3
Pinning
Pin description 3
Functional description 3
Limiting values 4
Recommended operating conditions 4
Static characteristics 4
Dynamic characteristics 6
Waveforms
Package outline
Abbreviations 12
Revision history 12
Legal information
Data sheet status 13
Definitions
Disclaimers
Trademarks 14
Contact information 14
Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 14 March 2014 Document identifier: 74HC_HCT2G86