74HC4020-Q100; 74HCT4020-Q100

14-stage binary ripple counter

Rev. 1 — 23 May 2013

Product data sheet

1. General description

The 74HC4020-Q100; 74HCT4020-Q100 are 14-stage binary ripple counters with a clock input (\overline{CP}) , an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of \overline{CP} . A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of \overline{CP} . Each counter stage is a static toggle flip-flop.. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Input levels:
 - ◆ For 74HC4020-Q100: CMOS level
 - ♦ For 74HCT4020-Q100: TTL level
- Complies with JEDEC standard no. 7A
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - ♦ MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

3. Applications

- Frequency dividing circuits
- Time delay circuits
- Control counters





4. Ordering information


Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74HC4020D-Q100	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					
74HCT4020D-Q100									
74HC4020PW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16	SOT403-1					
74HCT4020PW-Q100			leads; body width 4.4 mm						
74HC4020BQ-Q100	–40 °C to +125 °C	DHVQFN16	process of the contract of the	SOT763-1					
74HCT4020BQ-Q100			enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm						

5. Functional diagram








6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0, Q3 to Q13	9, 7, 5, 4, 6, 13, 12, 14, 15, 1, 2, 3	output
GND	8	ground (0 V)
CP	10	clock input (HIGH-to-LOW, edge-triggered)
MR	11	master reset input (active HIGH)
V _{CC}	16	positive supply voltage


7. Functional description

Table 3. Function table

Input CP	Output	
СР	MR	Q0, Q3 to Q13
\uparrow	L	no change
\	L	count
X	Н	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition; ↓ = HIGH-to-LOW clock transition.

7.1 Timing diagram



8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _{OK}	output clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _O	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	±50	mA
I _{GND}	ground current		-	±50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[1]</u> _	500	mW

^[1] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.
For TSSOP16 package: P_{tot} derates linearly with 5.5 mW/K above 60 °C.
For DHVQFN16 package: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	74H	C4020-0	Q100	74H0	Unit		
			Min	Тур	Max	Min	Тур	Max	
V_{CC}	supply voltage	'	2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V_{CC}	0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	0	-	V_{CC}	V
Δt/ΔV	input transition rise and fall rate	except for Schmitt trigger inputs							
		V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Uni
			Min	Тур	Max	Min	Max	Min	Max	
74HC40	20-Q100					1		1	'	
V_{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	$V_{CC} = 2.0 \text{ V}$	-	8.0	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = -20 \mu A$; $V_{CC} = 2.0 \text{ V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \mu A$; $V_{CC} = 4.5 \text{ V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL} LOW-level	$V_I = V_{IH}$ or V_{IL}									
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A$; $V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}$; $V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μА
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μА
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT4	020-Q100									
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	8.0	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	٧
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1	-	±1	μΑ

74HC_HCT4020_Q100

All information provided in this document is subject to legal disclaimers.

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
ΔI _{CC} additional supply current		$\begin{split} &V_{I} = V_{CC} - 2.1 \text{ V; } I_{O} = 0 \text{ A;} \\ &\text{other inputs at } V_{CC} \text{ or GND;} \\ &V_{CC} = 4.5 \text{ V to } 5.5 \text{ V} \end{split}$								
		pin MR	-	110	396	-	495	-	539	μА
		pin CP	-	85	306	-	383	-	417	μΑ
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit, see Figure 10

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC402	20-Q100		•	•	'					
t _{pd}	d propagation delay	CP to Q0; see Figure 8								
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	39	140	-	175	-	210	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	14	28	-	35	-	42	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	11	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	11	24	-	30	-	36	ns
		Qn to Qn+1; see Figure 9								
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	22	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	8	15	-	19	-	22	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	6	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	6	13	-	16	-	19	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 8								
	propagation delay	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	55	170	-	215	-	225	ns
	delay	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	20	34	-	43	-	51	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	17	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	16	29	-	37	-	43	ns
t _t	transition	Qn; see Figure 8 [2]								
	time	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	6	13	-	16	-	19	ns

Dynamic characteristics ...continued Table 7.

GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit, see Figure 10

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	
t _W	pulse width	CP HIGH or LOW; see Figure 8	'		'	'					
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		16	4	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		14	3	-	17	-	20	-	ns
		MR HIGH; see Figure 8									
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		80	17	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		16	6	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		14	5	-	17	-	20	-	ns
t _{rec}	recovery time	MR to CP; see Figure 8									
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		50	6	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		10	2	-	13	-	15	-	ns
	$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		9	2	-	11	-	13	-	ns	
f _{max} maximum	see Figure 8										
	frequency	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		6.0	30	-	4.8	-	4.0	-	MHz
	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		30	92	-	24	-	20	-	MHz	
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	101	-	-	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		35	109	-	28	-	24	-	MHz
C_{PD}	power dissipation capacitance		[3]	-	19	-	-	-	-	-	pF
74HCT40	020-Q100										
t _{pd}	propagation	CP to Q0; see Figure 8	[1]								
	delay	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	18	36	-	45	-	54	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	-	-	ns
		Qn to Qn+1; see Figure 9									
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	8	15	-	19	-	22	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	6	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 8									
	propagation delay	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	22	45	-	56	-	68	ns
	uelay	$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
t _t	transition	Qn; see Figure 8	[2]								
	time	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	7	15	-	19	-	22	ns
t _W	pulse width	CP HIGH or LOW; see Figure 8									
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		20	7	-	25	-	30	-	ns
		MR HIGH; see Figure 8									
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		20	8	-	25	-	30	-	ns
t _{rec}	recovery time	MR to CP; see Figure 8									
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		10	2	-	13	-	15	-	ns

74HC_HCT4020_Q100

All information provided in this document is subject to legal disclaimers.

Table 7. Dynamic characteristics ...continued

GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit, see Figure 10

Symbol Parameter		Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Mir	Тур	Max	Min	Max	Min	Max	
f _{max} maximum frequency	maximum	see Figure 8								
	frequency	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	25	47	-	20	-	17	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	52	-	-	-	-	-	MHz
C_{PD}	power dissipation capacitance		3] _	20	-	-	-	-	-	pF

- [1] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [2] t_t is the same as t_{THL} and t_{TLH} .
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;


f_o = output frequency in MHz;

 Σ (C_L \times V_{CC}² \times f_o) = sum of outputs;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V.

12. Waveforms







Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74HC4020-Q100	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74HCT4020-Q100	1.3 V	1.3 V



Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

Fig 10. Test circuit for measuring switching times


Table 9. Test data

Туре	Input	Load		
	V _I	t _r , t _f	CL	
74HC4020-Q100	V _{CC}	6 ns	15 pF, 50 pF	
74HCT4020-Q100	3 V	6 ns	15 pF, 50 pF	

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014 0.0075

0.38

0.15

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				99-12-27 03-02-19

0.228

0.020

Fig 11. Package outline SOT109-1 (SO16)


0.004

0.049

74HC_HCT4020_Q100 All information provided in this document is subject to legal disclaimers.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽²⁾	e	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
	VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	SOT403-1		MO-153				-99-12-27 03-02-18
						7	03-02-10

Fig 12. Package outline SOT403-1 (TSSOP16)

74HC_HCT4020_Q100

All information provided in this document is subject to legal disclaimers.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 13. Package outline SOT763-1 (DHVQFN16)

74HC_HCT4020_Q100 All information provided in this document is subject to legal disclaimers.

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MIL	Military
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT4020_Q100 v.1	20130523	Product data sheet	-	-

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for

Suitability for use in automotive applications — This NXP

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the

specified use without further testing or modification.

inclusion and/or use of NXP Semiconductors products in such equipment or

applications and therefore such inclusion and/or use is at the customer's own

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

NXP Semiconductors

74HC4020-Q100; 74HCT4020-Q100

14-stage binary ripple counter

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74HC4020-Q100; 74HCT4020-Q100

NXP Semiconductors

14-stage binary ripple counter

18. Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	4
7	Functional description	4
7.1	Timing diagram	4
8	Limiting values	5
9	Recommended operating conditions	5
10	Static characteristics	6
11	Dynamic characteristics	7
12	Waveforms	9
13	Package outline	12
14	Abbreviations	
15	Revision history	15
16	Legal information	16
16.1	Data sheet status	16
16.2	Definitions	16
16.3	Disclaimers	16
16.4	Trademarks	17
17	Contact information	17
1Ω	Contents	1Ω

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.