

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT4543** BCD to 7-segment latch/decoder/driver for LCDs

Product specification  
File under Integrated Circuits, IC06

December 1990

## BCD to 7-segment latch/decoder/driver for LCDs

### 74HC/HCT4543

#### FEATURES

- Latch storage of BCD inputs
- Blanking inputs
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT4543 are high-speed Si-gate CMOS devices and are pin compatible with "4543" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4543 are BCD to 7-segment latch/decoder/drivers for liquid crystal displays. They have

four address inputs (D<sub>0</sub> to D<sub>3</sub>), an active HIGH latch disable input (LD), an active HIGH blanking input (BI), an active HIGH phase input (PH) and seven buffered segment outputs (Q<sub>a</sub> to Q<sub>g</sub>).

The "4543" provides the function of a 4-bit storage latch and an 8-4-2-1 BCD to 7-segment decoder driver. The "4543" can invert the logic levels of the output combination. The phase (PH), blanking (BI) and latch disable (LD) inputs are used to reverse the function table phase, blank the display and store a BCD code, respectively.

For liquid crystal displays a square-wave is applied to PH and the electrical common back-plane of the display. The outputs of the "4543" are directly connected to the segments of the liquid crystal.

#### QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V			
	D <sub>n</sub> to Q <sub>n</sub>	—	29	33	ns
	LD to Q <sub>n</sub>		32	31	ns
	BI to Q <sub>n</sub>		20	28	ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	42	42	pF

#### Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

∑ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> -1.5 V

#### ORDERING INFORMATION




See "74HC/HCT/HCU/HCMOS Logic Package Information".

# BCD to 7-segment latch/decoder/driver for LCDs

## 74HC/HCT4543

### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	LD	latch disable input (active HIGH)
5, 3, 2, 4	D <sub>0</sub> to D <sub>3</sub>	address (data) inputs
6	PH	phase input (active HIGH)
7	BI	blanking input (active HIGH)
8	GND	ground (0 V)
9, 10, 11, 12, 13, 15, 14	Q <sub>a</sub> to Q <sub>g</sub>	segment outputs
16	V <sub>CC</sub>	positive supply voltage



# BCD to 7-segment latch/decoder/driver for LCDs

74HC/HCT4543




Fig.4 Functional diagram.




Fig.5 Segment designation.

### APPLICATIONS

- Driving LCD displays
- Driving fluorescent displays
- Driving incandescent displays
- Driving gas discharge displays

### FUNCTION TABLE

INPUTS							OUTPUTS							DISPLAY
LD	BI	PH <sup>(1)</sup>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Q <sub>a</sub>	Q <sub>b</sub>	Q <sub>c</sub>	Q <sub>d</sub>	Q <sub>e</sub>	Q <sub>f</sub>	Q <sub>g</sub>	
X	H	L	X	X	X	X	L	L	L	L	L	L	L	blank
H	L	L	L	L	L	L	H	H	H	H	H	H	L	0
H	L	L	L	L	L	H	L	H	H	L	L	L	L	1
H	L	L	L	L	H	L	H	H	L	H	H	L	H	2
H	L	L	L	L	H	H	H	H	H	H	L	L	H	3
H	L	L	L	H	L	L	L	H	H	L	L	H	H	4
H	L	L	L	H	L	H	H	L	H	H	L	H	H	5
H	L	L	L	H	H	L	H	L	H	H	H	H	H	6
H	L	L	L	H	H	H	H	H	H	L	L	L	L	7
H	L	L	H	L	L	L	H	H	H	H	H	H	H	8
H	L	L	H	L	L	H	H	H	H	H	L	H	H	9
H	L	L	H	L	H	L	L	L	L	L	L	L	L	blank
H	L	L	H	L	H	H	L	L	L	L	L	L	L	blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	blank
H	L	L	H	H	H	L	L	L	L	L	L	L	L	blank
H	L	L	H	H	H	H	L	L	L	L	L	L	L	blank
L	L	L	X	X	X	X				(1)				(1)
as above		H	as above				inverse of above							as above



### Notes

1. For liquid crystal displays, apply a square-wave to PH.
2. Depends upon the BCD-code previously applied when LD = HIGH.

H = HIGH voltage level  
 L = LOW voltage level  
 X = don't care

# BCD to 7-segment latch/decoder/driver for LCDs

74HC/HCT4543



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134).  
For RATINGS see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*, standard outputs.

# BCD to 7-segment latch/decoder/driver for LCDs

74HC/HCT4543

**DC CHARACTERISTICS FOR 74HC**

Output capability: non-standard

I<sub>CC</sub> category: MSI

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS		
		74HC								V <sub>CC</sub> (V)	V <sub>I</sub>	OTHER
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
V <sub>IH</sub>	HIGH level input voltage	1.5 3.15 4.2	1.2 2.4 3.1		1.5 3.15 4.2		1.5 3.15 4.2		V	2.0 4.5 6.0		
V <sub>IL</sub>	LOW level input voltage		0.7 1.8 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	V	2.0 4.5 6.0		
V <sub>OH</sub>	HIGH level output voltage	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA
V <sub>OH</sub>	HIGH level output voltage	3.98 5.48	0.15 0.16		3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 1.0 mA -I <sub>O</sub> = 1.3 mA
V <sub>OL</sub>	LOW level output voltage		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA
V <sub>OL</sub>	LOW level output voltage		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 1.0 mA I <sub>O</sub> = 1.3 mA
±I <sub>I</sub>	input leakage current			0.1		1.0		1.0	μA	6.0	V <sub>CC</sub> or GND	
I <sub>CC</sub>	quiescent supply current			8.0		80.0		160.0	μA	6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 0

# BCD to 7-segment latch/decoder/driver for LCDs

74HC/HCT4543

**AC CHARACTERISTICS FOR 74HC**GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ (°C)						UNIT	TEST CONDITIONS		
		74HC							$V_{CC}$ (V)	OTHER	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
$t_{PHL}/t_{PLH}$	propagation delay D <sub>n</sub> to Q <sub>n</sub>		91 33 26	340 68 58		425 85 72		510 102 87	ns	2.0 4.5 6.0	Fig.12
$t_{PHL}/t_{PLH}$	propagation delay LD to Q <sub>n</sub>		102 37 30	370 74 63		465 93 79		555 111 94	ns	2.0 4.5 6.0	Fig.13
$t_{PHL}/t_{PLH}$	propagation delay BI to Q <sub>n</sub>		66 24 19	265 53 45		330 66 56		400 80 68	ns	2.0 4.5 6.0	Fig.14
$t_{PHL}/t_{PLH}$	propagation delay PH to Q <sub>n</sub>		55 20 16	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	
$t_{THL}/t_{TLH}$	output transition time		63 23 18	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Figs 12, 13 and 14
$t_W$	LD pulse width HIGH or LOW	35 7 6	11 4 3		45 9 8	—	55 11 9		ns	2.0 4.5 6.0	Fig.13
$t_{su}$	set-up time D <sub>n</sub> to LD	60 12 10	8 3 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.15
$t_h$	hold time D <sub>n</sub> to LD	30 6 5	3 1 1		40 8 7		45 9 8		ns	2.0 4.5 6.0	Fig.15

BCD to 7-segment latch/decoder/driver for  
LCDs

74HC/HCT4543

**DC CHARACTERISTICS FOR 74HCT**

Output capability: non-standard

 $I_{CC}$  category: MSI

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	$T_{amb}$ (°C)						UNIT	TEST CONDITIONS			
		74HCT							$V_{CC}$ (V)	$V_I$	OTHER	
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.					max.
$V_{IH}$	HIGH level input voltage	2.0	1.6		2.0		2.0		V	4.5 to 5.5		
$V_{IL}$	LOW level input voltage		1.2	0.8		0.8		0.8	V	4.5 to 5.5		
$V_{OH}$	HIGH level output voltage	4.4	4.5		4.4		4.4		V	4.5	$V_{IH}$ or $V_{IL}$	$-I_O = 20 \mu A$
$V_{OH}$	HIGH level output voltage	3.98	4.32		3.84		3.7		V	4.5	$V_{IH}$ or $V_{IL}$	$-I_O = 1.0 mA$
$V_{OL}$	LOW level output voltage		0	0.1		0.1		0.1	V	4.5	$V_{IH}$ or $V_{IL}$	$I_O = 20 \mu A$
$V_{OL}$	LOW level output voltage		0.15	0.26		0.33		0.4	V	4.5	$V_{IH}$ or $V_{IL}$	$I_O = 1.0 mA$
$\pm I_I$	input leakage current			0.1		1.0		1.0	$\mu A$	5.5	$V_{CC}$ or GND	
$I_{CC}$	quiescent supply current			8.0		80.0		160.0	$\mu A$	5.5	$V_{CC}$ or GND	$I_O = 0$
$\Delta I_{CC}$	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	$\mu A$	4.5 to 5.5	$V_{CC} - 2.1V$	other inputs at $V_{CC}$ or GND; $I_O = 0$



# BCD to 7-segment latch/decoder/driver for LCDs

74HC/HCT4543

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given here.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>0</sub> , D <sub>1</sub> , D <sub>2</sub>	1.00
D <sub>3</sub>	0.50
BI	0.50
LD	1.50
PH	1.25

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
		74HCT								V <sub>CC</sub> (V)	OTHER
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		38	80		100		120	ns	4.5	Fig.12
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LD to Q <sub>n</sub>		36	68		85		102	ns	4.5	Fig.13
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay BI to Q <sub>n</sub>		32	66		83		99	ns	4.5	Fig.14
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PH to Q <sub>n</sub>		24	66		83		99	ns	4.5	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		23	50		63		75	ns	4.5	Figs 12, 13 and 14
t <sub>W</sub>	LD pulse width HIGH or LOW	10	4		13		15		ns	4.5	Fig.13
t <sub>su</sub>	set-up time D <sub>n</sub> to LD	12	4		15		18		ns	4.5	Fig.15
t <sub>h</sub>	hold time D <sub>n</sub> to LD	8	2		10		12		ns	4.5	Fig.15

# BCD to 7-segment latch/decoder/driver for LCDs

## 74HC/HCT4543

### APPLICATION DIAGRAMS




Fig.8 Connection to liquid crystal (LCD) display readout.




Fig.9 Connection to incandescent display readout.




Fig.10 Connection to gas discharge display readout.








Fig.11 Connection to fluorescent display readout.

# BCD to 7-segment latch/decoder/driver for LCDs

74HC/HCT4543

## AC WAVEFORMS



## PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".