February 1994 Revised May 2005

FAIRCHILD

SEMICONDUCTOR®

74LCX16373 Low Voltage 16-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

General Description

The LCX16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The LCX16373 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- 5.4 ns t_{PD} max (V_{CC} = 3.3V), 20 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive (V_{CC} = 3.0V)
- Uses proprietary noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human body model > 2000V Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

'4LCX16373 Low Voltage 16-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74LCX16373G (Note 2)(Note 3)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LCX16373MEA (Note 3)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16373MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Ordering code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



74LCX16373

Pin Assignment for SSOP and TSSOP 0E1 48 - LE₁ 47 00. 2 - I₀ 46 01 3 - 4 GND -45 – GND 4 02 44 - 2 5 03 43 • |3 - v_{cc} v_{cc} -42 41 04 -8 - |4 40 0₅ -9 - 1₅ GND -10 39 – GND 38 06 -11 - 1₆ 12 37 0₇ -- I₇ 13 36 08 -- 1₈ 35 09 14 - 19 GND -15 34 — GND 0₁₀ -16 33 - 110 17 32 011-- I_{1 1} 18 31 - v_{cc} V_{CC} 0₁₂ -19 30 - 1₂ 20 29 0₁₃ -**-** |₁₃ GND - 21 28 - GND 27 014 -22 - 1₁₄ 0₁₅ -23 26 - 1₁₅ \overline{OE}_2 24 25 - LE₂ Pin Assignment for FBGA

Connection Diagrams

	1	2	3	4	5	6
ΒΑ		00				
C	-	8	-	-	-	-
	-	ŏ	-	-	-	-
Ш	-	ŏ	-	-	-	-
F	-	ŏ	-	-	_	-
G		0				
н	0	Ο	0	0	0	0
ſ	0	0	0	0	0	0

(Top Thru View)

Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I ₀ —I ₁₅	Inputs
I ₀ -I ₁₅ O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	LE ₁	NC	I ₀
В	0 ₂	0 ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	O ₆	O ₅	GND	GND	I ₅	I ₆
E	0 ₈	0 ₇	GND	GND	۱ ₇	I ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
н	0 ₁₄	0 ₁₃	NC	NC	I ₁₃	I ₁₄
J	0 ₁₅	NC	OE ₂	LE ₂	NC	I ₁₅

Truth Tables

	Inputs		Outputs
LE ₁	OE ₁	I ₀ –I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	O ₀
	Inputs		Outputs
LE ₂	0E2	I ₈ -I ₁₅	0 ₈ –0 ₁₅
LE ₂ X	OE ₂ H	I ₈ −I ₁₅ ×	0 ₈ -0 ₁₅ Z
Х	Н	X	

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial Z = High Impedance


 $O_0 = Previous O_0$ before HIGH-to-LOW transition of Latch Enable


Functional Description

The LCX16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagrams





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74LCX16373

က	
\sim	
3	
Ó	
<u> </u>	
Ś	
\mathbf{x}	

Absolute Maximum Ratings(Note 4)

74LCX1

usolute	Maximum	Katings(Note 4)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to V _{CC} + 0.5	Output in HIGH or LOW State (Note 5)	v
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	$V_{O} > V_{CC}$	IIIA
I _O	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 6)

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	perating 2.0 3.6 etention 1.5 3.6 0 5.5 W State 0 V _{CC} 3-STATE 0 5.5 V - 3.6V ±24 V - 3.0V ±12 V - 2.7V ±8	v	
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	v
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC}=2.3V-2.7V$		±8	
Τ _Α	Free-Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol		conditions	(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
VIL	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
		I _{OH} = 8 mA	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 - 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
կ	Input Leakage Current	$0 \le V_I \le 5.5 V$	2.3 - 3.6		±5.0	μA
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	2.5 - 5.0		±3.0	μΑ
IOFF	Power-Off Leakage Current	$V_{I} \text{ or } V_{O} = 5.5 V$	0		10	μA

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}$	Units		
Gymbol	i arameter	Conditions	(V)	Min	Max	Units	
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA	
		$3.6V \le V_I, V_O \le 5.5V$ (Note 7)	2.3 - 3.6		±20	μΛ	
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μA	-
							-1

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$\mathbf{T}_{\mathbf{A}} = -40^{\circ}\mathbf{C}$ to $+85^{\circ}\mathbf{C}$, $\mathbf{R}_{\mathbf{L}} = 500\Omega$						
Symbol	Parameter	V _{CC} = 3.	$3V \pm 0.3V$	V _{CC} =	= 2.7V	V _{CC} = 2.9	$5V \pm 0.2V$	Units
	Parameter	C _L =	C _L = 50 pF		C _L = 50 pF		C _L = 30 pF	
		Min	Max	Min	Max	Min	Max	-
t _{PHL}	Propagation Delay	1.5	5.4	1.5	5.9	1.5	6.5	ns
t _{PLH}	In to On	1.5	5.4	1.5	5.9	1.5	6.5	113
t _{PHL}	Propagation Delay	1.5	5.5	1.5	6.4	1.5	6.6	ns
t _{PLH}	LE to O _n	1.5	5.5	1.5	6.4	1.5	6.6	115
t _{PZL}	Output Enable Time	1.5	6.1	1.5	6.5	1.5	7.9	ns
t _{PZH}		1.5	6.1	1.5	6.5	1.5	7.9	115
t _{PLZ}	Output Disable Time	1.5	6.0	1.5	6.3	1.5	7.2	ns
t _{PHZ}		1.5	6.0	1.5	6.3	1.5	7.2	115
t _S	Setup Time, In to LE	2.5		2.5		3.0		ns
t _H	Hold Time, In to LE	1.5		1.5		2.0		ns
t _W	LE Pulse Width	3.0		3.0		3.5		ns
t _{OSHL}	Output to Output Skew (Note 8)		1.0					ns
t _{OSLH}			1.0					115


Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$	Units
			(V)	Typical	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L=30 \text{ pF}, V_{IH}=2.5 \text{V}, V_{IL}=0 \text{V}$	2.5	0.6	v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$\boldsymbol{C}_L=30$ pF, $\boldsymbol{V}_{IH}=2.5V,~\boldsymbol{V}_{IL}=0V$	2.5	-0.6	v


Capacitance


Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10 MHz	20	pF






74LCX16373







ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC