




LOW VOLT. CMOS OCTAL BUS TRANSCEIVER/REGISTER WITH 5 VOLT TOLERANT INPUTS AND OUTPUTS(3-STATE)

- 5V TOLERANT INPUTS AND OUTPUTS
- HIGH SPEED : $t_{PD} = 7.0 \text{ ns (MAX.) at V}_{CC} = 3V$
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE: |I_{OH}| = I_{OL} = 24mA (MIN) at V_{CC} = 3V
- PCI BUS LEVELS GUARANTEED AT 24 mA
- BALANCED PROPAGATION DELAYS: tplh ≅ tphl
- OPERATING VOLTAGE RANGE:
 V_{CC}(OPR) = 2.0V to 3.6V (1.5V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 646
- LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17)
- ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V

DESCRIPTION

The 74LCX646 is a low voltage CMOS OCTAL BUS TRANSCEIVER AND REGISTER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C²MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for both inputs and outputs.




ORDER CODES

PACKAGE	TUBE	T & R
SOP	74LCX646M1R	74LCX646RM13TR
TSSOP		74LCX646TTR

This device consists of bus transceiver circuits with 3 state, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into register on the low to high transition of the appropriate clock pin (Clock AB or Clock BA). Enable (\overline{G}) and direction (DIR) pins are provided to control the transceiver functions. In the mode, transceiver data present at high-impedance port may be stored in either register or in both. The select controls (Select AB select BA) can multiplex stored and real time (transparent mode) data. The direction control determines which bus will receive data when enable \overline{G} is active (low). In the isolation mode

PIN CONNECTION AND IEC LOGIC SYMBOLS




September 2001 1/13

(enable \overline{G} high), "A" data may be stored in one register and/or "B" data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time. It has same speed performance at 3.3V than 5V

AC/ACT family, combined with a lower power consumption.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	CLOCK AB (CAB)	A to B Clock Input (LOW to HIGH, Edge-Triggered)
2	SELECT AB (SAB)	Select A to B Source Input
3	DIR	Direction Control Input
4, 5, 6, 7, 8, 9, 10, 11	A1 to A8	A Data Inputs/Outputs
20, 19, 18, 17, 16, 15, 14, 13	B1 to B8	B Data Inputs/Outputs
21	G	Output Enable Input (Active LOW)
22	SELECT BA (SBA)	Select B to A Source Input
23	CLOCK BA (CBA)	B to A Clock Input (LOW to HIGH, Edge Triggered)
12	GND	Ground (0V)
24	V _{CC}	Positive Supply Voltage

TRUTH TABLE

G	DIR	САВ	СВА	SAB	SBA	Α	В	FUNCTION
						INPUTS	INPUTS	Both the A bus and the B bus are inputs
		Χ	Χ	Χ	Χ	Z	Z	The Output functions of the A and B bus are disabled
H	X	4	Ч	X	Х	INPUTS	INPUTS	Both the A and B bus are used as inputs to the internal flip-flops. Data at the bus will be stored on low to high transition of the clock inputs.
						INPUTS	OUTPUTS	The A bus are inputs and the B bus are outputs
		Х	X*	L	Х	L	L	The data at the A bus are displayed at the B bus
						Н	Н	, ,
		_	\/ +		· ·	L	L	The data at the A bus are displayed at the B bus. The
L	Н		X*	L	Х	Н	Н	data of the A bus are stored to internal flip-flop on low to high transition of the clock pulse
		Х	X*	Ι	Х	Х	Qn	The data stored to the internal flip-flop are displayed at the B bus.
						L	اــ	The data at the A bus are stored to the internal flip-flop
			X*	Н	Х	Н	Н	on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the B bus.
						OUTPUTS	INPUTS	The B bus are inputs and the A bus are outputs.
		X*	Х	Х	L	L	L	The data at the B bus are displayed at the A bus
		^	^	<	L	Ι	Τ	The data at the B bus are displayed at the A bus
						L	Ш	The data at the B bus are displayed at the A bus. The
L	L	X*		Х	L	Н	Н	data of the B bus are stored to the internal flip-flop on low to high transition of the clock pulse.
		X*	Х	Х	Н	Qn	Х	The data stored to the internal flip-flops are displayed at the A bus
						L	L	The data at the B bus are stored to the internal flip-flop
		X*		X	Η	Н	Н	on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the A bus.


X : Don't Care
Z : High Impedance
Qn : The data stored to the internal flip-flops by most recent low to high transition of the clock inputs
* : The data at the A and B bus will be stored to the internal flip-flops on every low to high transition of the clock inputs.

LOGIC DIAGRAM



This logic diagram has not be used to estimate propagation delays

TIMING CHART



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7.0	V
V _I	DC Input Voltage	-0.5 to +7.0	V
V _O	DC Output Voltage (OFF State)	-0.5 to +7.0	V
Vo	DC Output Voltage (High or Low State) (note 1)	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	- 50	mA
I _{OK}	DC Output Diode Current (note 2)	- 50	mA
Io	DC Output Current	± 50	mA
I _{CC}	DC Supply Current per Supply Pin	± 100	mA
I _{GND}	DC Ground Current per Supply Pin	± 100	mA
T _{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

1) I_O absolute maximum rating must be observed

2) V_O < GND

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	2.0 to 3.6	V
V _I	Input Voltage	0 to 5.5	V
Vo	Output Voltage (OFF State)	0 to 5.5	V
Vo	Output Voltage (High or Low State)	0 to V _{CC}	V
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 3.0 to 3.6V)	± 24	mA
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 2.7V)	± 12	mA
T _{op}	Operating Temperature	-55 to 125	°C
dt/dv	Input Rise and Fall Time (note 2)	0 to 10	ns/V

¹⁾ Truth Table guaranteed: 1.5V to 3.6V 2) V_{IN} from 0.8V to 2V at V_{CC} = 3.0V

DC SPECIFICATIONS

		Te	est Condition		Va	lue		
Symbol	Parameter	V _{CC}	V _{CC}		85 °C	-55 to 125 °C		Unit
		(V)		Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.7 to 3.6		2.0		2.0		V
V _{IL}	Low Level Input Voltage	2.7 10 3.6			0.8		0.8	V
V _{OH}	High Level Output	2.7 to 3.6	I _O =-100 μA	V _{CC} -0.2		V _{CC} -0.2		
	Voltage	2.7	I _O =-12 mA	2.2		2.2		V
		2.0	I _O =-18 mA	2.4		2.4		V
		3.0	I _O =-24 mA	2.2		2.2		
V _{OL}	Low Level Output	2.7 to 3.6	I _O =100 μA		0.2		0.2	
	Voltage	2.7	I _O =12 mA		0.4		0.4	V
		3.0	I _O =16 mA		0.4		0.4]
		3.0	I _O =24 mA		0.55		0.55	
II	Input Leakage Current	2.7 to 3.6	V _I = 0 to 5.5V		± 5		± 5	μΑ
l _{off}	Power Off Leakage Current	0	V_I or $V_O = 5.5V$		10		10	μΑ
I _{OZ}	High Impedance Output Leakage Current	2.7 to 3.6	$V_I = V_{IH} \text{ or } V_{IL}$ $V_O = 0 \text{ to } V_{CC}$		± 5		± 5	μА
I _{CC}	Quiescent Supply	2.7 to 3.6	$V_I = V_{CC}$ or GND		10		10	
	Current	2.7 10 3.6	V_{I} or $V_{O} = 3.6$ to 5.5V		± 10		± 10	μΑ
ΔI_{CC}	I _{CC} incr. per Input	2.7 to 3.6	$V_{IH} = V_{CC} - 0.6V$		500		500	μΑ

DYNAMIC SWITCHING CHARACTERISTICS

		Tes	Test Condition			Value		
Symbol	Symbol Parameter			7	Γ _A = 25 °C		Unit	
				Min.	Тур.	Max.		
V _{OLP}	Dynamic Low Level Quiet	3.3	C _L = 50pF		0.8		V	
V _{OLV}	Output (note 1)	3.3	$V_{IL} = 0V, V_{IH} = 3.3V$		-0.8		V	

¹⁾ Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

AC ELECTRICAL CHARACTERISTICS


		Tes	t Cond	ition		Value				
Symbol	Parameter	V _{CC}	CL	RL	$t_s = t_r$	-40 to	85 °C	-55 to	125 °C	Unit
		(V)	(pF)	(Ω)	(ns)	Min.	Max.	Min.	Max.	
t _{PLH} t _{PHL}	Propagation Delay	2.7				1.5	9.5	1.5	9.5	
	Time (CAB or CBA to An or Bn)	3.0 to 3.6	50	500	2.5	1.5	8.5	1.5	8.5	ns
t _{PLH} t _{PHL}	Propagation Delay	2.7				1.5	8.0	1.5	8.0	
	Time (An to Bn or Bn to An)	3.0 to 3.6	50	500	2.5	1.5	7.0	1.5	7.0	ns
t _{PLH} t _{PHL}	Propagation Delay	2.7				1.5	9.5	1.5	9.5	
	Time (SAB or SBA to An or Bn)	3.0 to 3.6	50	500	2.5	1.5	8.5	1.5	8.5	ns
t _{PZL} t _{PZH}	Output Enable Time (G, DIR to An, Bn)	2.7	50 500	500	2.5	1.5	9.5	1.5	9.5	- ns
		3.0 to 3.6		30		1.5	8.5	1.5	8.5	
t _{PLZ} t _{PHZ}	Output Disable Time	2.7	50	500	500 2.5	1.5	9.5	1.5	9.5	ns
	(G, DIR to An, Bn)	3.0 to 3.6				1.5	8.5	1.5	8.5	115
t _S	Setup Time, HIGH or	2.7				2.5		2.5		
	LOW level Data to CAB, CBA	3.0 to 3.6	50	500	2.5	2.5		2.5		ns
t _h	Hold Time, HIGH or	2.7				1.5		1.5		
	LOW level Data to CAB, CBA	3.0 to 3.6	50	500	2.5	1.5		1.5		ns
t_{W}	CAB, CBA Pulse	2.7				4.0		4.0		
	Width, HIGH or LOW	3.0 to 3.6	50	500	2.5	3.3		3.3		ns
f _{MAX}	Clock Pulse Frequency	3.0 to 3.6	50	500	2.5	150		150		MHz
t _{OSLH} t _{OSHL}	Output To Output Skew Time (note1, 2)	3.0 to 3.6	50	500	2.5		1.0		1.0	ns

CAPACITIVE CHARACTERISTICS

		Те	st Condition				
Symbol	Parameter	V _{CC}		-	Γ _A = 25 °C		Unit
		(V)		Min.	Тур.	Max.	
C _{IN}	Input Capacitance	3.3	$V_{IN} = 0$ to V_{CC}		6		pF
C _{I/O}	I/O Capacitance	3.3	$V_{IN} = 0$ to V_{CC}		10		pF
C _{PD}	Power Dissipation Capacitance (note 1)	3.3	$f_{IN} = 10MHz$ $V_{IN} = 0 \text{ or } V_{CC}$		37		pF

¹⁾ C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/8$ (per circuit)


TEST CIRCUIT



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V
t _{PZH} , t _{PHZ}	GND


 C_L = 50 pF or equivalent (includes jig and probe capacitance) R_L = R1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

WAVEFORM 1: PROPAGATION DELAYS, SAB, SBA, An, Bn, TIMES (f=1MHz; 50% duty cycle)




47/ 8/13


WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)



WAVEFORM 3 : SETUP AND HOLD TIME, CAB, CBA MAXIMUM FREQUENCY (f=1MHz; 50% duty cycle)




WAVEFORM 4: PULSE WIDTH (f=1MHz; 50% duty cycle)




SO-24 MECHANICAL DATA

DIM.		mm.			inch					
DIN.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.				
А			2.65			0.104				
a1	0.1		0.2	0.004		0.008				
a2			2.45			0.096				
b	0.35		0.49	0.014		0.019				
b1	0.23		0.32	0.009		0.012				
С		0.5			0.020					
c1			45°	(typ.)	•	•				
D	15.20		15.60	0.598		0.614				
E	10.00		10.65	0.393		0.419				
е		1.27			0.050					
e3		13.97			0.550					
F	7.40		7.60	0.291		0.300				
L	0.50		1.27	0.020		0.050				
S		8° (max.)								



TSSOP24 MECHANICAL DATA

DIM.		mm.			inch	
DIWI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А			1.1			0.043
A1	0.05		0.15	0.002		0.006
A2		0.9			0.035	
b	0.19		0.30	0.0075		0.0118
С	0.09		0.20	0.0035		0.0079
D	7.7		7.9	0.303		0.311
E	6.25		6.5	0.246		0.256
E1	4.3		4.5	0.169		0.177
е		0.65 BSC			0.0256 BSC	
К	0°		8°	0°		8°
L	0.50		0.70	0.020		0.028



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

