# 74LVC1G175

# Single D-type flip-flop with reset; positive-edge trigger Rev. 6 — 11 October 2013 Product da

Product data sheet

#### **General description** 1.

The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output.

The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.

#### **Features and benefits** 2.

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant inputs for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
  - ◆ JESD8-7 (1.65 V to 1.95 V)
  - ◆ JESD8-5 (2.3 V to 2.7 V)
  - JESD8B/JESD36 (2.7 V to 3.6 V).
- ESD protection:
  - ♦ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V.
- $\pm$  24 mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C.



### Single D-type flip-flop with reset; positive-edge trigger

# 3. Ordering information

Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74LVC1G175GW	-40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363				
74LVC1G175GV	-40 °C to +125 °C	SC-74	plastic surface-mounted package (TSOP6); 6 leads	SOT457				
74LVC1G175GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	SOT886				
74LVC1G175GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body $1 \times 1 \times 0.5$ mm	SOT891				
74LVC1G175GN	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $0.9 \times 1.0 \times 0.35$ mm	SOT1115				
74LVC1G175GS	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 $\times$ 1.0 $\times$ 0.35 mm	SOT1202				


# 4. Marking

Table 2. Marking


Type number	Marking code <sup>[1]</sup>
74LVC1G175GW	YT
74LVC1G175GV	V75
74LVC1G175GM	YT
74LVC1G175GF	YT
74LVC1G175GN	YT
74LVC1G175GS	YT

<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.

# 5. Functional diagram




## Single D-type flip-flop with reset; positive-edge trigger



# 6. Pinning information

# 6.1 Pinning



### 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
CP	1	clock input (LOW-to-HIGH, edge-triggered)
GND	2	ground (0 V)
D	3	data input
Q	4	output Q
V <sub>CC</sub>	5	supply voltage
MR	6	master reset input (active LOW)

### Single D-type flip-flop with reset; positive-edge trigger

# 7. Functional description

Table 4. Function table[1]

Operating mode	Input	Input					
	MR	СР	D	Q			
Reset (clear)	L	X	X	L			
Load '1'	Н	<b>↑</b>	h	Н			
Load '0'	Н	<b>↑</b>	I	L			

<sup>[1]</sup> H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;

# 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
Vo	output voltage	Active mode	[ <u>1][2]</u> –0.5	$V_{CC} + 0.5$	V
		Power-down mode	[1][2] -0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
$I_{GND}$	ground current		-100	-	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	<u>[3]</u> _	250	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;

<sup>↑ =</sup> LOW-to-HIGH CP transition;

X = don't care.

<sup>[2]</sup> When  $V_{CC}$  = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.

<sup>[3]</sup> For SC-88 and SC-74A packages: above 87.5  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 4.0 mW/K. For XSON6 package: above 118  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 7.8 mW/K.

# 9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.65	-	5.5	V
V <sub>I</sub>	input voltage		0	-	5.5	V
V <sub>O</sub>	output voltage	Active mode	0	-	$V_{CC}$	V
		Power-down mode; V <sub>CC</sub> = 0 V	0	-	5.5	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	-	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	-	-	10	ns/V

# 10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7	-	-	V
		$V_{CC}$ = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	-	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -100 \mu A$ ; $V_{CC} = 1.65 \text{ V}$ to 5.5 V	$V_{CC}-0.1$	-	-	V
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	1.54	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	2.15	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	2.50	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3	2.62	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	4.11	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O}$ = 100 $\mu$ A; $V_{CC}$ = 1.65 V to 5.5 V	-	-	0.10	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	0.07	0.45	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	0.12	0.30	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	0.17	0.40	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.33	0.55	V
		$I_O = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.39	0.55	V
l <sub>l</sub>	input leakage current	$V_{CC} = 0 \text{ V to } 5.5 \text{ V}; V_I = 5.5 \text{ V or GND}$	[2] _	±0.1	±5	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	±0.1	±10	μΑ

# Single D-type flip-flop with reset; positive-edge trigger

 Table 7.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I <sub>CC</sub>	supply current	$V_{CC} = 1.65 \text{ V to } 5.5 \text{ V; } I_{O} = 0 \text{ A;}$ $V_{I} = 5.5 \text{ V or GND}$	-	0.1	10	μА
Δl <sub>CC</sub>	additional supply current	$V_{CC} = 2.3 \text{ V to } 5.5 \text{ V; } V_I = V_{CC} - 0.6 \text{ V;}$ [2] $I_O = 0 \text{ A}$	-	5	500	μΑ
Cı	input capacitance	$V_{CC} = 3.3 \text{ V}; V_I = \text{GND to } V_{CC}$	-	2.5	-	pF
T <sub>amb</sub> = -	40 °C to +125 °C					
$V_{IH}$	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -100 \mu A$ ; $V_{CC} = 1.65 V$ to 5.5 V	$V_{CC}-0.1$	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	0.95	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.7	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	1.9	-	-	V
		$I_{O} = -24$ mA; $V_{CC} = 3.0$ V	2.0	-	-	V
		$I_O = -32$ mA; $V_{CC} = 4.5$ V	3.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O$ = 100 $\mu$ A; $V_{CC}$ = 1.65 V to 5.5 V	-	-	0.10	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.70	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_{O} = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.60	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.80	V
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.80	V
l <sub>l</sub>	input leakage current	$V_{CC} = 0 \text{ V to } 5.5 \text{ V}; V_I = 5.5 \text{ V or GND}$	-	-	±20	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	-	±20	μΑ
I <sub>CC</sub>	supply current	$V_{CC} = 1.65 \text{ V to } 5.5 \text{ V; } I_{O} = 0 \text{ A;}$ $V_{I} = 5.5 \text{ V or GND}$	-	-	40	μА
$\Delta I_{CC}$	additional supply current	$V_{CC}$ = 2.3 V to 5.5 V; $V_{I}$ = $V_{CC}$ - 0.6 V; $I_{O}$ = 0 A	-	-	5000	μА

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

<sup>[2]</sup> These typical values are measured at  $V_{CC}$  = 3.3 V.

# 11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	CP to Q; see Figure 7		·		•		
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	4.9	13.4	1.5	17	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.0	3.1	7.1	1.0	9.0	ns
		V <sub>CC</sub> = 2.7 V	1.0	3.2	7.1	1.0	9.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	3.1	5.7	0.5	7.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	1.0	2.2	4.0	0.5	5.5	ns
		MR to Q; see Figure 8						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.5	4.3	12.9	1.5	17	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.0	2.8	7.0	1.0	9.0	ns
		V <sub>CC</sub> = 2.7 V	1.0	3.0	7.0	1.0	9.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	2.5	5.8	0.5	7.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	1.0	2.0	4.1	0.5	5.5	ns
t <sub>W</sub>	pulse width	CP HIGH or LOW; see Figure 7						
		V <sub>CC</sub> = 1.65 V to 1.95 V	6.2	-	-	6.2	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2.7	-	-	2.7	-	ns
		V <sub>CC</sub> = 2.7 V	2.7	-	-	2.7	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.7	1.3	-	2.7	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	-	-	2.0	-	ns
		MR LOW; see Figure 8						
		V <sub>CC</sub> = 1.65 V to 1.95 V	6.2	-	-	6.2	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2.7	-	-	2.7	-	ns
		V <sub>CC</sub> = 2.7 V	2.7	-	-	2.7	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.7	1.6	-	2.7	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	2.0	-	ns
t <sub>rec</sub>	recovery time	MR; see Figure 8						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.9	-	-	1.9	-	ns
		$V_{CC}$ = 2.3 V to 2.7 V	1.4	-	-	1.4	-	ns
		$V_{CC} = 2.7 V$	1.3	-	-	1.3	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.2	0.4	-	1.2	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	1.0	-	-	1.0	-	ns
t <sub>su</sub>	set-up time	D to CP; see Figure 7						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.9	-	-	2.9	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	1.7	-	ns
		V <sub>CC</sub> = 2.7 V	1.7	-	-	1.7	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.3	0.5	-	1.3	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	1.1	-	-	1.1	-	ns

### Single D-type flip-flop with reset; positive-edge trigger

 Table 8.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.

Symbol	Parameter	Conditions		-40 °C to +85 °C			-40 °C to	Unit	
				Min	Typ[1]	Max	Min	Max	
t <sub>h</sub>	hold time	D to CP; see Figure 7							
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.0	-	-	0.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.3	-	-	0.3	-	ns
		$V_{CC} = 2.7 \text{ V}$		0.5	-	-	0.5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.2	0.2	-	1.2	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.5	-	-	0.5	-	ns
f <sub>max</sub>	maximum	CP; see Figure 7							
	frequency	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		80	125	-	80	-	MHz
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		175	-	-	175	-	MHz
		$V_{CC} = 2.7 \text{ V}$		175	-	-	175	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		175	300	-	175	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		200	-	-	200	-	MHz
$C_{PD}$	power dissipation capacitance	$V_I = GND$ to $V_{CC}$ ; $V_{CC} = 3.3 \text{ V}$	[3]	-	14	-	-	-	pF

<sup>[1]</sup> Typical values are measured at  $T_{amb} = 25$  °C and  $V_{CC} = 1.8$  V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$$

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts;

N = number of inputs switching;


 $\Sigma (C_L \times V_{CC}{}^2 \times f_o)$  = sum of the outputs.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

Single D-type flip-flop with reset; positive-edge trigger

### 12. Waveforms




Measurement points are given in Table 9.

The shaded areas indicate when the input is permitted to change for predictable output performance.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Fig 7. The clock input (CP) to output (Q) propagation delays, the clock pulse width, the D to CP set-up, the CP to D hold times, and the maximum clock pulse frequency



Measurement points are given in Table 9.


 $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 8. The master reset (MR) input to output (Q) propagation delays, the master reset pulse width, and the MR to CP recovery time

### Single D-type flip-flop with reset; positive-edge trigger

Table 9. Measurement points

Supply voltage	Input	Output
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>
1.65 V to 1.95 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5 \times V_{CC}$	0.5 × V <sub>CC</sub>



Test data is given in Table 10.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator.

 $V_{\text{EXT}}$  = External voltage for measuring switching times.

Fig 9. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input		Load		V <sub>EXT</sub>
V <sub>CC</sub>	VI	$t_r = t_f$	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	500 Ω	open

# 13. Package outline

### Plastic surface-mounted package; 6 leads

**SOT363** 




Fig 10. Package outline SOT363 (SC-88)

74LVC1G175

All information provided in this document is subject to legal disclaimers.

### Plastic surface-mounted package (TSOP6); 6 leads

**SOT457** 




Fig 11. Package outline SOT457 (SC-74)

74LVC1G175 All information provided in this document is subject to legal disclaimers.

### Single D-type flip-flop with reset; positive-edge trigger




Fig 12. Package outline SOT886 (XSON6)

74LVC1G175 All information provided in this document is subject to legal disclaimers.




Fig 13. Package outline SOT891 (XSON6)

74LVC1G175 All information provided in this document is subject to legal disclaimers.




Fig 14. Package outline SOT1115 (XSON6)

74LVC1G175 All information provided in this document is subject to legal disclaimers.

### Single D-type flip-flop with reset; positive-edge trigger




Fig 15. Package outline SOT1202 (XSON6)

74LVC1G175 All information provided in this document is subject to legal disclaimers.

# Single D-type flip-flop with reset; positive-edge trigger

# 14. Abbreviations

### Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 15. Revision history

### Table 12. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G175 v.6	20131011	Product data sheet	-	74LVC1G175 v.5
Modifications:	<ul> <li>Package outl</li> </ul>	ine drawing of SOT886 ( <u>Figure</u>	12) modified.	
74LVC1G175 v.5	20111206	Product data sheet	-	74LVC1G175 v.4
Modifications:	<ul> <li>Legal pages</li> </ul>	updated.		
74LVC1G175 v.4	20101004	Product data sheet	-	74LVC1G175 v.3
74LVC1G175 v.3	20070521	Product data sheet	-	74LVC1G175 v.2
74LVC1G175 v.2	20041018	Product specification	-	74LVC1G175 v.1
74LVC1G175 v.1	20040318	Product specification	-	-

### Single D-type flip-flop with reset; positive-edge trigger

# 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC1G175

All information provided in this document is subject to legal disclaimers.

### Single D-type flip-flop with reset; positive-edge trigger

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVC1G175 **NXP Semiconductors** 

# Single D-type flip-flop with reset; positive-edge trigger

### 18. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Marking
5	Functional diagram
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description
8	Limiting values
9	Recommended operating conditions
10	Static characteristics
11	Dynamic characteristics
12	Waveforms
13	Package outline 1
14	Abbreviations1
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks1
17	Contact information
18	Contents 20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.