74LVC573A

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Rev. 5 — 19 February 2013

Product data sheet

1. General description

The 74LVC573A consists of eight D-type transparent latches, featuring separate D-type inputs for each latch and 3-state true outputs for bus-oriented applications. A Latch Enable (LE) input and an Output Enable (OE) input are common to all internal latches.

When LE is HIGH, data at the Dn inputs enters the latches. In this condition, the latches are transparent, that is, a latch output changes each time its corresponding D-input changes. When LE is LOW, the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of LE.

When $\overline{\text{OE}}$ is LOW, the contents of the eight latches are available at the outputs. When $\overline{\text{OE}}$ is HIGH, the outputs go to the high impedance OFF-state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the latches.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices as translators in mixed 3.3 V or 5 V applications.

The 74LVC573A is functionally identical to the 74LVC373A, but has a different pin arrangement.

2. Features and benefits

- 5 V tolerant inputs/outputs, for interfacing with 5 V logic
- Supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- High-impedance when V_{CC} = 0 V
- Flow-through pinout architecture
- Complies with JEDEC standard:
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - ◆ JESD8-5A (2.3 V to 2.7 V)
 - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - ♦ HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

3. Ordering information


Table 1. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74LVC573AD	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74LVC573ADB	–40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1
74LVC573APW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74LVC573ABQ	–40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm	SOT764-1
74LVC573ABX	–40 °C to +125 °C	DHXQFN20	plastic dual in-line compatible thermal enhanced extremely thin quad flat package; no leads; 20 terminals; body $4.5 \times 2.5 \times 0.5$ mm	SOT1045-2

4. Functional diagram



Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state






Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
OE	1	output enable input (active LOW)
LE	11	latch enable input (active HIGH)
D[0:7]	2, 3, 4, 5, 6, 7, 8, 9	data input
Q[0:7]	19, 18, 17, 16, 15, 14, 13, 12	data output
GND	10	ground (0 V)
V _{CC}	20	supply voltage

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

6. Functional description

Table 3. Functional table[1]

Operating modes	Input		Internal latch	Output	
	OE	LE	Dn		Qn
Enable and read register	L	Н	L	L	L
(transparent mode)	L	Н	Н	Н	Н
Latch and read register	L	L	I	L	L
	L	L	h	Н	Н
Latch register and disable outputs	Н	L	I	L	Z
	Н	L	h	Н	Z

^[1] H = HIGH voltage level

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$	-	±50	mA
V _O	output voltage		[<u>2</u>] -0.5	$V_{CC} + 0.5$	V
I _O	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[3]	500	mW

^[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = high-impedance OFF-state

^[2] The output voltage ratings may be exceeded if the output current ratings are observed.

^[3] For SO20 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
For (T)SSOP20 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.
For DHVQFN20 and DHXQFN20 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH- or LOW-state	0	-	V_{CC}	V
		output 3-state	0	-	5.5	V
T _{amb}	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	85 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	٧
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V_{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}						
	output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	V _{CC} - 0.2	-	-	$V_{CC}-0.3$	-	V
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}						
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	-	-	0.2	-	0.3	V
		$I_O = 4 \text{ mA}$; $V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
I _I	input leakage current	V_{CC} = 3.6 V; V_I = 5.5 V or GND	-	±0.1	±5	-	±20	μΑ

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

 Table 6.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 3.6$ V; $V_O = 5.5$ V or GND;	-	0.1	±5	-	±20	μΑ
l _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_1 \text{ or } V_0 = 5.5 \text{ V}$	-	0.1	±10	-	±20	μА
I _{CC}	supply current	V_{CC} = 3.6 V; V_I = V_{CC} or GND; I_O = 0 A	-	0.1	10	-	40	μА
ΔI_{CC}	additional supply current	per input pin; V_{CC} = 2.7 V to 3.6 V; V_I = V_{CC} - 0.6 V; I_O = 0 A	-	5	500	-	5000	μΑ
Cı	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$	-	5.0	-	-	-	pF

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 11.

Symbol	Parameter	Conditions	-40	-40 °C to +85 °C			-40 °C to +125 °C		
				Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	Dn to Qn; see Figure 7	[2]						
		V _{CC} = 1.2 V		-	16.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		2.1	7.8	16.3	2.1	18.8	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	4.1	8.0	1.5	9.2	ns
		V _{CC} = 2.7 V		1.5	4.1	7.2	1.5	9.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	3.4	6.2	1.5	8.0	ns
		LE to Qn; see Figure 8	[2]						
		V _{CC} = 1.2 V		-	16.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		2.0	7.7	16.0	2.0	18.4	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	4.1	7.8	1.5	9.1	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.7	7.5	1.5	9.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	3.4	6.5	1.5	8.5	ns
t _{en}	enable time	OE to Qn; see Figure 9	[2]						
		V _{CC} = 1.2 V		-	18.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.7	7.5	17.5	1.7	20.2	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	4.2	9.2	1.5	10.6	ns
		V _{CC} = 2.7 V		1.5	4.2	8.5	1.5	11.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	3.4	7.5	1.5	9.5	ns

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Table 7. **Dynamic characteristics** ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 11.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
dis	disable time	OE to Qn; see Figure 9	[2]					ı	
		V _{CC} = 1.2 V		-	8.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.0	3.3	10.1	1.0	11.6	ns
		V_{CC} = 2.3 V to 2.7 V		0.3	1.8	5.7	0.3	6.6	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.0	6.5	1.5	8.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	2.5	6.0	1.5	7.5	ns
W	pulse width	LE HIGH; see Figure 8							
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		5.0	-	-	5.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		4.0	-	-	4.0	-	ns
		$V_{CC} = 2.7 \text{ V}$		3.2	-	-	3.2	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		3.2	1.6	-	3.2	-	ns
t _{su}	set-up time	nD to nCP; see Figure 10							
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4.0	-	-	4.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		2.5	-	-	2.5	-	ns
		$V_{CC} = 2.7 \text{ V}$		1.7	-	-	1.7	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.7	-	-	1.7	-	ns
h	hold time	Dn to LE; see Figure 10							
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		3.0	-	-	3.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.9	-	-	1.9	-	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	-	-	1.5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.4	-	-	1.4	-	ns
sk(0)	output skew time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	<u>[3]</u>	-	-	1.0	-	1.5	ns
C _{PD}	power dissipation	per latch; $V_I = GND$ to V_{CC}	<u>[4]</u>						
	capacitance	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-	7.1	-		-	pF
		V_{CC} = 2.3 V to 2.7 V		-	10.3	-		-	pF
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	13.2	-		-	pF

^[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz; f_o = output frequency in MHz

C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs

^[2] t_{pd} is the same as t_{PLH} and t_{PHL} . ten is the same as tPZL and tPZH. t_{dis} is the same as t_{PLZ} and t_{PHZ} .

^[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

11. AC waveforms






Fig 7. Input (Dn) to output (Qn) propagation delays




Latch Enable input (LE) pulse width, the latch enable input to output (Qn) propagation delays Fig 8.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state



3-state enable and disable times Fig 9.



Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig 10. Data set-up and hold times for the Dn input to the LE input

Table 8. **Measurement points**

Supply voltage	Input		Output		
V _{CC}	VI	V _M	V _M	V _X	V _Y
1.2 V	V_{CC}	$0.5 \times V_{\text{CC}}$	$0.5 \times V_{\text{CC}}$	$V_{OL} + 0.15 V$	$V_{OH}-0.15\ V$
1.65 V to 1.95 V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{\text{CC}}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V
2.3 V to 2.7 V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{\text{CC}}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V
2.7 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	$V_{OH} - 0.3 V$
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	$V_{OH} - 0.3 V$

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state





Test data is given in Table 9. Definitions for test circuit:

 R_L = Load resistance. C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 11. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input	Input		Load		V _{EXT}		
	VI	t _r , t _f	CL	R_L	t _{PLH} , t _{PHL}	t_{PLZ}, t_{PZL}	t_{PHZ} , t_{PZH}	
1.2 V	V_{CC}	≤ 2 ns	30 pF	1 k Ω	open	$2\times V_{CC}$	GND	
1.65 V to 1.95 V	V_{CC}	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V_{CC}	≤ 2 ns	30 pF	500Ω	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	\leq 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND	

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

12. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013				99-12-27 03-02-19

Fig 12. Package outline SOT163-1 (SO20)

74LVC573A


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



 						-,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT339-1		MO-150			99-12-27 03-02-19	
				· ·		

Fig 13. Package outline SOT339-1 (SSOP20)

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT360-1		MO-153				99-12-27 03-02-19	
					1	03-02-19	,

Fig 14. Package outline SOT360-1 (TSSOP20)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 15. Package outline SOT764-1 (DHVQFN20)

74LVC573A All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state




Fig 16. Package outline SOT1045-2 (DHXQFN20)

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74LVC573A v.5	20130219	Product data sheet	-	74LVC573A v.4					
Modifications:	• 74LVC573AB	K added.							
74LVC573A v.4	20121129	Product data sheet	-	74LVC573A v.3					
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 								
	 Legal texts have been adapted to the new company name where appropriate. 								
	 Table 4, Table 	5, Table 6, Table 7, Table 8	and Table 9: values ad	ded for lower voltage ranges.					
74LVC573A v.3	20031003	Product specification	-	74LVC573A v.2					
74LVC573A v.2	20030526	Product specification	-	74LVC573A v.1					
74LVC573A v.1	19980729	Product specification	-	-					

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC573A

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

17. Contents

General description 1
Features and benefits
Ordering information
Functional diagram 2
Pinning information 4
Pinning 4
Pin description 4
Functional description 5
Limiting values 5
Recommended operating conditions 6
Static characteristics 6
Dynamic characteristics
AC waveforms 9
Package outline
Abbreviations
Revision history 17
Legal information
Data sheet status
Definitions
Disclaimers
Trademarks19
Contact information
Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.