


Description


The 74LVCE1G06 is a single inverter gate with an open drain output. The device is designed for operation with a power supply range of 1.4V to 5.5V. The input is tolerant to 5.5V allowing this device to be used in a mixed voltage environment. The device is fully specified for partial power down applications using I_{OFF}. The I_{OFF} circuitry disables the output preventing damaging current backflow when the device is powered down. The open-drain output can be connected to other open drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 32 mA.

Features

- Wide Supply Voltage Range from 1.65 to 5.5V
- ± 24mA Output Drive at 3.3V
- CMOS low power consumption
- I_{OFF} Supports Partial-Power-Down Mode Operation
- Inputs accept up to 5.5V
- ESD Protection Tested per JESD 22
 Exceeds 200-V Machine Model (A115-A)
 Exceeds 2000-V Human Body Model (A114-A)
- Latch-Up Exceeds 100mA per JESD 78, Class II
- Range of Package Options
- SOT25, SOT353, and DFN1410: Assembled with "Green"
 Molding Compound (no Br, Sb)
- Lead Free Finish/ RoHS Compliant (Note 1)

Pin Assignments





Applications

- Voltage Level Shifting
- General Purpose Logic
- · Power Down Signal Isolation
- Wide array of products such as.
 - o PCs, networking, notebooks, netbooks, PDAs
 - Computer peripherals, hard drives, CD/DVD ROM
 - o TV, DVD, DVR, set top box
 - Cell Phones, Personal Navigation / GPS
 - o MP3 players ,Cameras, Video Recorders

Notes: 1. EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at http://www.diodes.com/products/lead_free.html.


2. Pin 2 and pin 5 of the DFN1410 package are internally connected.



Pin Descriptions

Pin Name	Description			
NC	No connection			
Α	Data Input			
GND	Ground			
Y	Data Output Open Drain			
Vcc	Supply Voltage			

Logic Diagram



Function Table

Inputs	Output
Α	Υ
Н	L
L	Z



Absolute Maximum Ratings (Note 3)

Symbol	Description	Rating	Unit
ESD HBM	Human Body Model ESD Protection	2	KV
ESD MM	Machine Model ESD Protection	200	V
V _{cc}	Supply Voltage Range	-0.5 to 6.5	V
Vı	Input Voltage Range	-0.5 to 6.5	V
V _o	Voltage applied to output in high impedance or I _{OFF} state	-0.5 to 6.5	V
V _o	Voltage applied to output in high or low state	-0.3 to V _{CC} +0.5	V
I _{IK}	Input Clamp Current V₁<0	-50	mA
I _{OK}	Output Clamp Current	-50	mA
Io	Continuous output current	±50	mA
	Continuous current through Vdd or GND	±100	mA
TJ	Operating Junction Temperature	-40 to 150	°C
T _{STG}	Storage Temperature	-65 to 150	°C

Notes: 3. Stresses beyond the absolute maximum may result in immediate failure or reduced reliability. These are stress values and device operation should be within recommend values.



Recommended Operating Conditions (Note 4)

Symbol		Parameter	Min	Max	Unit
\/	Operating Voltage	Operating	1.4	5.5	V
V _{cc}	Operating Voltage	Data retention only	1.2		V
		V _{CC} = 1.4 V to 1.95 V	0.65 X V _{CC}		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	High lovel Input Voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V
V _{IH}	High-level Input Voltage	V _{CC} = 3 V to 3.6 V	2		V
		V _{CC} = 4.5 V to 5.5 V	0.7 X V _{CC}		
		V _{CC} = 1.4 V to 1.95 V		0.35 X V _{CC}	
	Lavy laval innut valtage	V _{CC} = 2.3 V to 2.7 V		0.7	V
V _{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8	V
		V _{CC} = 4.5 V to 5.5 V		0.3 X V _{CC}	
VI	Input Voltage		0	5.5	V
Vo	Output Voltage		0	V _{CC}	V
		Vcc=1.4 V		3	
		V _{CC} = 1.65 V		4	
	Lavelaval autout avenant	V _{CC} = 2.3 V		8	
I _{OL}	Low-level output current			16	mA
		$V_{CC} = 3 V$		24	
		V _{CC} = 4.5 V		32	
		V _{CC} = 1.4 V to 3.0 V		20	
Δt/ΔV	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		10	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5	
T _A	Operating free-air temperature		-40	85	°C

Notes: 4. Unused inputs should be held at Vcc or Ground.



Electrical Characteristics (All typical values are at Vcc = 3.3V, T_A = 25°C)

Over recommended free-air temperature range (unless otherwise noted)

Parameter	Test Conditions	Vcc	Min	Тур	Max	Unit	
	I _{OL} = 100 μA	1.4 V to 5.5 V			0.1		
	$I_{OL} = 3 \text{ mA}$	1.4 V			0.4		
	I _{OL} = 4 mA	1.65 V			0.45		
	$I_{OL} = 8 \text{ mA}$	2.3 V			0.3	V	
- Cutput voltago	I _{OL} = 16 mA	2.1/			0.4		
	I _{OL} = 24 mA	3 V			0.55		
	I _{OL} = 32 mA	4.5 V			0.55		
Input Current	V _I = 5.5 V or GND	0 to 5.5 V			± 5	μA	
Z State Leakage Current	V _O = 5.5V	3.6 V			± 10	μA	
Power Down Leakage Current	V_1 or $V_0 = 5.5V$	0 V			± 10	μA	
Supply Current	$V_1 = 5.5 \text{ V or GND } I_0 = 0$	1.4 V to 5.5 V			10	μΑ	
Additional Supply Current	Input at V _{CC} –0.6 V	3 V to 5.5 V			500	μA	
Input Capacitance	V _I = V _{CC} or GND	3.3V		4		pF	
Output Capacitance	V _O = V _{CC} or GND	3.3V		5		pF	
	SOT25	(Note 5)		204			
	SOT353	(Note 5)		371		°C/W	
Juniction-to-Case	DFN1410	(Note 5)		430			
	SOT25	(Note 5)		52			
	SOT353	(Note 5)		143		°C/W	
oundidit to odde						1	
	Parameter Low Level Output Voltage Input Current Z State Leakage Current Power Down Leakage Current Supply Current Additional Supply Current Input Capacitance	$Low \ Level \ Output \ Voltage$ $Low \ Level \ Io_{L} = 4 \ mA$ $Lo_{L} = 4 \ mA$ $Lo_{L} = 16 \ mA$ $Lo_{L} = 16 \ mA$ $Lo_{L} = 24 \ mA$ $Lo_{L} = 32 \ mA$ $Low \ Low \ Low \ Io_{L} = 36 \ mA$ $Low \ Low \ Io_{L} = 36 \ mA$ $Low \ Low \ Io_{L} = 4 \ mA$ $Low \ Io_{L} = 8 \ mA$ $Low \ Io$	$ \begin{array}{ c c c c c } \hline \textbf{Parameter} & \textbf{Test Conditions} & \textbf{Vcc} \\ \hline \\ I_{OL} = 100 \ \mu A & 1.4 \ V to 5.5 \ V \\ \hline \\ I_{OL} = 3 \ mA & 1.4 \ V \\ \hline \\ I_{OL} = 4 \ mA & 1.65 \ V \\ \hline \\ I_{OL} = 8 \ mA & 2.3 \ V \\ \hline \\ I_{OL} = 16 \ mA & 3 \ V \\ \hline \\ I_{OL} = 24 \ mA & 4.5 \ V \\ \hline \\ Input Current & V_1 = 5.5 \ V \ or \ GND & 0 \ to 5.5 \ V \\ \hline Z \ State \\ Leakage \ Current & V_1 = 5.5 \ V \ or \ GND & 0 \ vo 5.5 \ V \\ \hline Power \ Down \ Leakage \\ Current & V_1 = 5.5 \ V \ or \ GND \ I_{O} = 0 & 1.4 \ V to 5.5 \ V \\ \hline Supply \ Current & V_1 = 5.5 \ V \ or \ GND \ I_{O} = 0 & 1.4 \ V to 5.5 \ V \\ \hline Additional \ Supply \\ Current & Input \ Capacitance & V_1 = V_{CC} \ or \ GND & 3.3 \ V \\ \hline Output \ Capacitance & V_0 = V_{CC} \ or \ GND & 3.3 \ V \\ \hline Thermal \ Resistance \\ \hline Junction-to-Case & SOT353 & (Note 5) \\ \hline Thermal \ Resistance \\ \hline Thermal \ Resistance & SOT25 & (Note 5) \\ \hline \hline \ SOT25 & (Note 5) \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c } \hline \textbf{Parameter} & \textbf{Test Conditions} & \textbf{Vcc} & \textbf{Min} & \textbf{Typ} \\ \hline \\ I_{OL} = 100 \ \mu A & 1.4 \ \forall \ to \ 5.5 \ \forall \\ \hline \\ I_{OL} = 3 \ mA & 1.4 \ \forall \\ \hline \\ I_{OL} = 4 \ mA & 1.65 \ \forall \\ \hline \\ I_{OL} = 8 \ mA & 2.3 \ \forall \\ \hline \\ I_{OL} = 16 \ mA & 3 \ \forall \\ \hline \\ I_{OL} = 24 \ mA & 4.5 \ \forall \\ \hline \\ I_{OL} = 32 \ mA & 4.5 \ \forall \\ \hline \\ Input Current & V_1 = 5.5 \ \forall \ or \ GND & 0 \ to \ 5.5 \ \forall \\ \hline \\ Z \ State \\ Leakage \ Current & V_1 = 5.5 \ \forall \ or \ GND & 0 \ \forall \\ \hline \\ Supply \ Current & V_1 = 5.5 \ \forall \ or \ GND \ I_{O=0} & 1.4 \ \forall \ to \ 5.5 \ \forall \\ \hline \\ Additional \ Supply \\ Current & V_1 = V_{CC} \ or \ GND & 3.3 \ \forall \\ \hline \\ Input \ Capacitance & V_1 = V_{CC} \ or \ GND & 3.3 \ \forall \\ \hline \\ Thermal \ Resistance \ Thermal \ Resistance & SOT25 & (Note 5) & 371 \\ \hline \\ Thermal \ Resistance & SOT25 & (Note 5) & 52 \\ \hline \\ Thermal$		

Notes: 5. Test condition for SOT25, SOT353, and DFN1410: Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.



Switching Characteristics

Over recommended free-air temperature range, CL = 15pF (see Figure 1)

Parameter	From	то	Vcc = 1.5 V ± 0.1V			: 1.8 V .15V		: 2.5 V).2V		3.3 V 3.3 V		= 5 V).5V	Unit	
		(Input)	(OUTPUT)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
	t_{pd}	A	Υ	1.5	7.8	1	4.5	0.8	3.2	0.8	3.2	0.8	2.7	ns


Operating Characteristics

 $T_A = 25$ °C

F	Parameter Co					Vcc = 3.3 V		Unit
		Conditions	TYP	TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	f = 10 MHz	3	3	3	4	6	pF



Parameter Measurement Information



TEST	Condition
t _{PLZ} (see Notes D and E)	Vload
t _{PZL} (see Notes D and F)	Vload

Vcc	Inputs		V _M	V _{LOAD}	CL	RL	VΔ
	Vı	t _r /t _f	- 141	LOAD			
1.8V±0.15V	V _{cc}	≤2ns	V _{cc} /2	2 X V _{CC}	30pF	1ΚΩ	0.15V
2.5V±0.2V	V _{cc}	≤2ns	V _{cc} /2	2 X V _{CC}	30pF	500Ω	0.15V
3.3V±0.3V	3V	≤2.5ns	1.5V	6V	50pF	500Ω	0.3V
5V±0.5V	V _{cc}	≤2.5ns	V _{cc} /2	2 X V _{CC}	50pF	500Ω	0.3V




Figure 1. Load Circuit and Voltage Waveforms

Notes: A. Includes test lead and test apparatus capacitance.

B. All pulses are supplied at pulse repetition rate \leq 10 MHz

C. The inputs are measured one at a time with one transition per measurement.

D. For the open drain device t_{PLZ} and t_{PZL} are the same as t_{PD}

E. t_{PZL} is measured at V_{M} .

F. $t_{\text{PLZ}}\,$ is measured at V_{OL} +V $_{\!\scriptscriptstyle \Delta}$



Ordering Information

T4 LVCE1G 06 XXX - 7

Logic Device Function Package Packing

74 : Logic Prefix 06 : Inverter Buffer W5 : SOT25 7 : Tape & Reel

LVCE: 1.4 to 5.5V With Open Drain SE: SOT353

Family FZ4: DFN1410 1G: One gate

(P),

	Device	Package Packag		7" Tape a	and Reel	
	Device	Code	(Note 6)	Quantity	Part Number Suffix	
,	74LVCE1G06W5-7	W5	SOT25	3000/Tape & Reel	-7	
,	74LVCE1G06SE-7	SE	SOT353	3000/Tape & Reel	-7	
,	74LVCE1G06FZ4-7	FZ4	DFN1410	5000/Tape & Reel	-7	

Notes: 6. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at http://www.diodes.com/datasheets/ap02001.pdf.



Marking Information

(1) SOT25 and SOT353

(Top View)

4 XX Y WX

2

XX: Identification code

Y: Year 0~9

<u>W</u>: Week: A~Z: 1~26 week;

a~z: 27~52 week; z represents 52 and 53 week

X: A~Z: Internal code

Part Number	Package	Identification Code
74LVCE1G06W5	SOT25	PM
74LVCE1G06SE	SOT353	PM

(2) DFN1410

(Top View)

3

<u>XX</u> $\underline{Y}\underline{W}\underline{X}$ XX: Identification Code

Y: Year: 0~9

 \overline{W} : Week: A~Z: 1~26 week;

a~z: 27~52 week; z represents


52 and 53 week X: A~Z: Internal code

Part Number	Package	Identification Code
74LVCE1G06FZ4	DFN1410	PM




Package Outline Dimensions (All Dimensions in mm)

(1) Package Type: SOT25




(2) Package Type: SOT353





Package Outline Dimensions (Continued)


(3) Package Type: DFN1410






Taping Orientation (Note 7)

For DFN1410





Notes: 7. The taping orientation of the other package type can be found on our website at http://www.diodes.com/datasheets/ap02007.pdf



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2010, Diodes Incorporated

www.diodes.com