# TTL 256x1 RAM (54/74S200/201 TRI-STATE) | 54/74S200 (54/74S301 OPEN COLLECTOR) | 54/74S201

54/74\$301

**FEBRUARY 1975** 

# DIGITAL 8000 SERIES TTL/MEMORY

### DESCRIPTION

The 54/74S200/201 and 54/74S301 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state outputs options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, three chip enable inputs and PNP input transistors which reduce input loading to 25µA for a "1" level and -250µA (S54S200/201/301) or  $-100\mu A$  (N74S200/201/301) for a "0" level.

The additional feature of output blanking during write  $(\overline{D_0}$  terminal "H" or "Hi-Z" state) permits  $\overline{D_0}$  and  $\overline{D_{1N}}$ terminals to share a common I/O line to reduce system interconnections. Both devices have fast read access and write cycle times and thus are ideally suited in high speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both devices are available in the commercial and military temperature ranges. For the commercial temperature range  $(0^{\circ}\text{C to } +75^{\circ}\text{C})$  specify N74S200/201/301, B or F. For the military temperature range (-55°C to +125°C) specify S54S200/201/301, F only.

## **FEATURES**

- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME:

S54S200/201/301 - 70ns MAXIMUM N74S200/201/301 - 50 ns MAXIMUM

• WRITE CYCLE TIME:

S54S200/201/301 - 60ns MAXIMUM N74S200/201/301 - 50ns MAXIMUM

- POWER DISSIPATION 1.5mW/BIT TYPICAL
- INPUT LOADING:

 $$54$200/201/301 - (-250\mu\text{A}) \text{ MAXIMUM}$  $N74S200/201/301 - (-100\mu A)$  MAXIMUM


- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION:

TRI-STATE - 54/74S200/201 OPEN COLLECTOR - 54/74\$301

• 16 PIN CERAMIC DIP

**APPLICATIONS BUFFER MEMORY** WRITABLE CONTROL STORE **MEMORY MAPPING PUSH DOWN STACK SCRATCH PAD** 

### PIN CONFIGURATION




#### **TRUTH TABLE**

MODE	CE*	WE	DIN	DOUT					
MODE	5	***		54/74S301	54/74S200/201				
READ	0	1	×	STORED DATA	STORED DATA				
WRITE "0"	0	0	0	1	High-Z				
WRITE "1"	0	0	1	1	High-Z				
DISABLED	1	Х	Х	1	High-Z				

<sup>\*&</sup>quot;0" = All CE inputs low; "1" = One or more CE inputs high. X = Don't care.

# **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER	RATING	UNIT		
V <sub>CC</sub>	Power Supply Voltage	+7	Vdc		
$V_{IN}$	Input Voltage	+5.5	Vdc		
V <sub>OUT</sub>	High Level Output Voltage (54/74S301)	+5.5	Vdc		
V <sub>O</sub>	Off-State Output Voltage (54/74S200/201)	+5.5	Vdc		
T <sub>A</sub>	Operating Temperature Range S54S200/201/301 N74S200/201/301)	−55° to +125° 0° to +70°	°c °c		
$T_{stg}$	Storage Temperature Range	-65° to +150°	°c		

# **ELECTRICAL CHARACTERISTICS**

\$54\$200/201/301  $-55^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +125 $^{\circ}$ C, 4.5V  $\leq$ V<sub>CC</sub>  $\leq$ 5.5V N74\$200/201/301  $0^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +70 $^{\circ}$ C, 4.75V  $\leq$ V<sub>CC</sub>  $\leq$ 5.25V

		TEST SOURITIONS	S54S	200/20	1/301	N74S	200/20	1/301		NOTEO
	PARAMETER	TEST CONDITIONS	MIN	N TYP <sup>2</sup> MAX		MIN	TYP <sup>2</sup>	MAX	UNIT	NOTES
V <sub>IH</sub>	High Level Input Voltage	V <sub>CC</sub> = MAX	2.0			2.0			V	1
VIL	Low Level Input Voltage	V <sub>CC</sub> = MIN			0.8			0.85	V	1
V <sub>IC</sub>	Input Clamp Voltage	$V_{CC} = MIN, I_{IN} = -18mA$		-0.8	-1.2		-0.8	-1.2	V	1, 8
V <sub>OH</sub>	High Level Output Voltage (N74S200/201)	V <sub>CC</sub> = MIN I <sub>OH</sub> = -10.3mA				2.4			\ \	1, 6
V <sub>OH</sub>	High Level Output Voltage (S54S200/201)	V <sub>CC</sub> = MIN I <sub>OH</sub> = -5.2mA	2.4						V	1, 6
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = MIN I <sub>OL</sub> = 16mA		0.35	0.50		0.35	0.45	V	1, 7
lolk	Output Leakage Current	$V_{CC} = MIN  V_O = 2.4V$		1	50		1	40	μΑ	5
	(54/74S301)	$V_{IH} = 2V$ $V_O = 5.5V$		1	50		1	40	μΑ	5
I <sub>O(OFF)</sub>	Hi-Z State Output Current	$V_{CC} = MAX  V_O = 5.5V$		1	50		1	40	μΑ	5
	(54/74S200/201)	$V_{IH} = 2V$ $V_O = 0.4V$	ļ ,	-1	-50		-1	-40	μΑ	5
l <sub>1</sub>	Input Current at V <sub>IN</sub> MAX	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5V			1			1	mA	8
LiH	High Level Input Current	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2.7V		1	25		1	25	μΑ	8
կլ	Low Level Input Current	$V_{CC} = MAX, V_{IL} = 0.45V$		-10	-250		-10	-100,	μΑ	8
Ios	Short Circuit Output Current (54/74S200/201)	$V_{CC} = MAX  V_O = 0V$	-30		-100	-30		-100	mA	3
Icc	V <sub>CC</sub> Supply Current (54/74S200/201/301)	V <sub>CC</sub> = MAX		80	130		80	130	mA	4
	V <sub>CC</sub> Supply Current (54S200/201/301)	$V_{CC} = MAX, T_A = +125^{\circ}C$			99				mA	4
CIN	Input Capacitance	V <sub>IN</sub> = 2.0V, V <sub>CC</sub> = 5.0V		5			5		pF	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0V, V_{CC} = 5.0V$		8			8		pF	

#### NOTES

- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = +25^{\circ}C$ .
- 3. Duration of the short-circuit should not exceed one second.
- 4. I<sub>CC</sub> is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- 5. Measured with  $V_{1H}$  applied to  $\overline{CE1}$ ,  $\overline{CE2}$  and  $\overline{CE3}$ .
- Measured with logic "0" stored, and V<sub>IL</sub> applied to CE1, CE2 and CE3.
- 7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to  $\ensuremath{\text{V}_{\text{CC}}}.$
- 8. Test each input one at the time.

# $\begin{array}{lll} \textbf{SWITCHING CHARACTERISTICS} & \begin{array}{lll} S54S301 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \ 4.5V \leqslant V_{CC} \leqslant 5.5V \\ N74S301 & 0^{\circ}C \leqslant T_{A} \leqslant +70^{\circ}C, \ 4.75V \leqslant V_{CC} \leqslant 5.25V \end{array}$


	PARAMETER		TEST CONDITIONS		\$54\$301			N74S301			
			N74S301		MIN TYP1 MAX		MIN	TYP1	MAX	UNIT	NOTES <sup>1</sup>
t <sub>PLH</sub>	Access Time From Address				40 40	70 70		40 40	50 50	ns ns	B, D, E B, D, E
t <sub>PHL</sub>	Enable Time From Chip Enable		į			45			35	ns	C, D, E
t <sub>PLH</sub>	Disable Time From Chip Enable				;	30			20	ns	C, D, E
t <sub>PLH</sub>	Disable Time From Write Enable					40		i	30	ns	C, D, E
t <sub>SR</sub>	Sense-Recovery Time			į		50			40	ns	D
t <sub>w</sub>	Width of Write Enable Pulse			50			40			ns	н
	Setup Time:										
1	Address-to-Write Enable	$R_{L1} = 270\Omega$ $R_{L2} = 1K\Omega$ $C_{L} = 15pF$	$R_{L1} = 270\Omega$ $R_{L2} = 1K\Omega$ $C_{L} = 15pF$	0	}		0			ns	
t <sub>setup</sub>	Data-to-Write Enable			50			40			ns	
setup	Chip Enable-to-Write Enable			0			0			ns	
	Hold Time:										D
	Address-From-Write Enable			10	 		10			ns	
t <sub>hold</sub>	Data-From-Write Enable			10			10			ns	
	Chip Enable-From- Write Enable			0			0			ns	

# **SWITCHING CHARACTERISTICS**


\$54\$200/201  $-55^{\circ}$ C  $\leq$ TA  $\leq$ +125 $^{\circ}$ C, 4.5V  $\leq$ VCC  $\leq$ 5.5V N74\$200/201  $0^{\circ}$ C  $\leq$ TA  $\leq$ +70 $^{\circ}$ C, 4.75V  $\leq$ VCC  $\leq$ 5.25V

	PARAMETER		TEST CONDITIONS		S54S200/201			N74S200/201			NOTES
			N74S200/201	MIN	TYP1	MAX	MIN	TYP <sup>1</sup>	MAX	UNIT	NOTES <sup>1</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Access Time From Address	$R_L = 270\Omega$ $C_L = 15pF$	$R_L = 270\Omega$ $C_L = 15pF$		40 40	70 70		40 40	50 50	ns ns	B, D, E B, D, E
<sup>t</sup> zh <sup>t</sup> zL	Enable Time From Chip Enable		_			45 45			35 35	ns ns	C, D, F, G C, D, F, G
tHZ tLZ	Disable Time From Chip Enable	$R_L = 270\Omega$ $C_L = 5pF$	$R_{L} = 270\Omega$ $C_{L} = 5pF$			30 30			20 20	ns ns	C, D, F, G C, D, F, G
<sup>t</sup> HZ <sup>t</sup> LZ	Disable Time From Write Enable					40 40			30 30	ns ns	D, G D, G
t <sub>ZH</sub>	Sense-Recovery Time					50 50			40 40	ns ns	D, F D, F
t <sub>w</sub>	Width of Write Enable Pulse		R <sub>L</sub> = 270Ω C <sub>L</sub> = 15pF	50			40		į	ns	н
	Setup Time:	]									
	Address-to-Write Enable			0			0			ns	
t <sub>setup</sub>	Data-to-Write Enable	$R_L = 270\Omega$		50			40			ns	
	Chip Enable-to- Write Enable	C <sub>L</sub> = 15pF		0			0			ns	D
	Hold Time:										
	Address-From-Write Enable			10			10			ns	
t <sub>hold</sub>	Data-From-Write Enable			10			10			ns	
	Chip Enable-From- Write Enable			0			0	,		ns	

#### SWITCHING PARAMETER MEASUREMENT INFORMATION



# **AC TEST LOAD**



#### NOTES:

- A. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
- B. When measuring delay times from address inputs, the chip enable inputs are low and the write enable input is high.
- C. When measuring delay times from chip enable inputs, the address inputs are steady-state and the write enable input is high.
- D. Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \le 2.5$ ns,  $t_f \le 2.5$ ns, PRR  $\le 1$ MHz, and  $Z_{out} \approx 50\Omega$ .
- E. tpLH propagation delay time, low-to-high-level output, tpHL propagation delay time, high-to-low-level output.
- F. tZH propagation delay time, hi-Z to high-level output, tZL propagation delay time, hi-Z to low-level output.
- G.  $t_{HZ}$  propagation delay time, high-level to hi-Z output,  $t_{LZ}$  propagation delay time, low-level to hi-Z output.
- H. Minimum required to guarantee a WRITE into the slowest bit.