FAIRCHILD

SEMICONDUCTOR

## 74VCXH162374

# Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26 $\Omega$ Series Resistors in Outputs

#### **General Description**

The VCXH162374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable ( $\overline{OE}$ ) are common to each byte and can be shorted together for full 16-bit operation.

The VCXH162374 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH162374 is also designed with  $26\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters.

The 74VCXH162374 is designed for low voltage (1.65V to 3.6V) V<sub>CC</sub> applications with output compatibility up to 3.6V. The 74VCXH162374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features


- 1.65V–3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant control inputs and outputs
- Bushold data inputs eliminates the need for external pull-up/pull-down resistors
- 26Ω series resistors in outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)
  3.4 ns max for 3.0V to 3.6V V<sub>CC</sub>
  4.8 ns max for 2.3V to 2.7V V<sub>CC</sub>
  9.6 ns max for 1.65V to 1.95V V<sub>CC</sub>
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
  ±12 mA @ 3.0V V<sub>CC</sub>
  ±8 mA @ 2.3V V<sub>CC</sub>
  - ±3 mA @ 1.65V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance: Human body model > 2000V
  - Machine model > 200V

#### **Ordering Code:**

Order Number	Package Number	Package Descriptions
74VCXH162374MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74VCXH162374MTX (Note 1)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Use this Order Number to receive devices in Tape and Ree





#### **Pin Descriptions**

Pin Names	Description
0E <sub>n</sub>	Output Enable Input (Active LOW)
CPn	Clock Pulse Input
I <sub>0</sub> —I <sub>15</sub>	Bushold Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs

© 2000 Fairchild Semiconductor Corporation DS500226

January 2000 Revised March 2000

#### **Connection Diagram**

	1	$\bigcirc$	48	_ CP1
o <sub>0</sub> —	2		47	— I <sub>0</sub>
0 <sub>1</sub> —	3		46	- ĥ
GND -	4		45	- GNE
0 <sub>2</sub> —	5		44	- 1 <sub>2</sub>
0 <sub>3</sub> —	6		43	- I <sub>3</sub>
v <sub>cc</sub> —	7		42	— v <sub>cc</sub>
0 <sub>4</sub> —	8		41	— I <sub>4</sub>
0 <sub>5</sub> —	9		40	— 1 <sub>5</sub>
GND —	10		39	— GNC
o <sub>6</sub> —	11		38	— 1 <sub>6</sub>
0 <sub>7</sub> —	12		37	- 1 <sub>7</sub>
0 <sub>8</sub> —	13		36	— 1 <sub>8</sub>
0 <sub>9</sub> —	14		35	- 1 <sub>9</sub>
GND —	15		34	— GNC
0 <sub>10</sub> —	16		33	— 40
0 <sub>11</sub> —	17		32	— h 1
v <sub>cc</sub> —	18		31	- v <sub>cc</sub>
0 <sub>12</sub>	19		30	- I <sub>12</sub>
0 <sub>13</sub> —	20		29	- 4 3
GND —	21		28	- GNE
0 <sub>14</sub> —	22		27	— կ₄
0 <sub>15</sub> —	23		26	- 4 <sub>15</sub>
OE <sub>2</sub>	24		25	- CP2
				1

#### **Truth Tables**

	Inputs		Outputs
CP1	OE <sub>1</sub>	I <sub>0</sub> —I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>
~	L	Н	Н
~	L	L	L
L	L	Х	O <sub>0</sub> Z
Х	Н	х	Z
			1
	Inputs		Outputs
CP <sub>2</sub>	$\frac{\text{Inputs}}{\text{OE}_2}$	I <sub>8</sub> –I <sub>15</sub>	Outputs O <sub>8</sub> –O <sub>15</sub>
CP <sub>2</sub>		<b>I<sub>8</sub>–I<sub>15</sub></b> Н	
CP <sub>2</sub>	0E <sub>2</sub>		0 <sub>8</sub> -0 <sub>15</sub>
CP2 	OE <sub>2</sub>	Н	0 <sub>8</sub> –0 <sub>15</sub> Н

= HIGH Voltage Level н L

= LOW Voltage Level = Immaterial (HIGH or LOW, control inputs may not float)

X Z = High Impedance


 $O_0 = Previous O_0$  before HIGH-to-LOW of CP

#### **Functional Description**

The 74VCXH162374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-

flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock  $(\overline{OP}_n)$  transition. With the Output Enable  $(\overline{OE}_n)$  LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operations of the  $\overline{OE}_n$  input does not affect the state of the flip-flops.

#### Logic Diagram



Absolute Maximum Ra	atings(Note 2)	Recommended Operatin	g
Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V	Conditions (Note 4)	
DC Input Voltage (VI)		Power Supply	
OE <sub>n</sub> , CP <sub>n</sub>	-0.5V to 4.6V	Operating	1.65V to 3.6V
$I_0 - I_{15}$	–0.5V to $V_{CC}$ to 0.5V	Data Retention Only	1.2V to 3.6V
Output Voltage (V <sub>O</sub> )		Input Voltage	-0.3V to V <sub>CC</sub>
Outputs 3-STATED	-0.5V to +4.6V	Output Voltage (V <sub>O</sub> )	
Outputs Active (Note 3)	-0.5V to V <sub>CC</sub> +0.5V	Output in Active States	0V to V <sub>CC</sub>
DC Input Diode Current (I <sub>IK</sub> )		Output in "OFF" State	0.0V to 3.6V
$V_{I} < 0V$	–50 mA	Output Current in I <sub>OH</sub> /I <sub>OL</sub>	
DC Output Diode Current (I <sub>OK</sub> )		$V_{CC} = 3.0V$ to $3.6V$	±12 mA
V <sub>O</sub> < 0V	–50 mA	$V_{CC} = 2.3V$ to 2.7V	±8 mA
$V_{O} > V_{CC}$	+50 mA	V <sub>CC</sub> = 1.65V to 2.3V	±3 mA
DC Output Source/Sink Current		Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA	Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
DC V <sub>CC</sub> or GND Current per		$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V
Supply Pin (I <sub>CC</sub> or GND)	±100 mA	Note 2: The Absolute Maximum Ratings are those	
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C	the safety of the device cannot be guaranteed. Th operated at these limits. The parametric values of Characteristics tables are not guaranteed at the A ings. The "Recommended Operating Conditions" tal tions for actual device operation.	lefined in the Electrical bsolute Maximum Rat-

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed. Note 4: Floating or unused control inputs must be held HIGH or LOW.

## DC Electrical Characteristics (2.7V $< V_{CC} \leq 3.6V)$

Symbol	Paramet	er	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
VIH	HIGH Level Input Voltage			2.7 – 3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage			2.7 – 3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage		I <sub>OH</sub> = -100 μA	2.7 – 3.6	V <sub>CC</sub> - 0.2		V
			I <sub>OH</sub> = -6 mA	2.7	2.2		V
		I <sub>OH</sub> = -8 mA	3.0	2.4		V	
			I <sub>OH</sub> = -12 mA	3.0	2.2		V
V <sub>OL</sub>	LOW Level Output Voltage		I <sub>OL</sub> = 100 μA	2.7 – 3.6		0.2	V
		I <sub>OL</sub> = 6 mA	2.7		0.4	V	
				3.0		0.55	V
			I <sub>OL</sub> = 12 mA	3.0		0.8	V
l	Input Leakage Current	Control Pins	$0 \le V_I \le 3.6V$	2.7 – 3.6		±5.0	μΑ
		Data Pins	$V_I = V_{CC}$ or GND	2.7 – 3.6		±5.0	μΑ
I(HOLD)	Bushold Input Minimum		V <sub>IN</sub> = 0.8V	3.0	75		μA
	Drive Hold Current		V <sub>IN</sub> = 2.0V	3.0	-75		μΑ
I(OD)	Bushold Input Over-Drive		(Note 5)	3.6	450		μA
	Current to Change State		(Note 6)	3.6	-450		μΛ
oz	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.7 – 3.6		±10	μA
			$V_I = V_{IH} \text{ or } V_{IL}$	2.7 - 3.0		10	μΛ
OFF	Power-OFF Leakage Current		$0 \le (V_O) \le 3.6V$	0		10	μΑ
cc	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.7 – 3.6		20	μΑ
			$V_{CC} \le (V_O) \le 3.6V$ (Note 7)	2.7 – 3.6		±20	μΑ
۵l <sub>CC</sub>	Increase in I <sub>CC</sub> per Input		$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: Outputs disabled or 3-STATE only.

74VCXH162374

74VCXH162374

DC Electrical Characteristics (2.3V $\leq$ V <sub>CC</sub> $\leq$ 2.7V)									
Symbol	Parameter		Conditions	V <sub>CC</sub> (V)	Min	Max	Units		
V <sub>IH</sub>	HIGH Level Input Voltage			2.3 – 2.7	1.6		V		
V <sub>IL</sub>	LOW Level Input Voltage			2.3 – 2.7		0.7	V		
V <sub>OH</sub>	HIGH Level Output Voltage		I <sub>OH</sub> = -100 μA	2.3 – 2.7	V <sub>CC</sub> - 0.2		V		
			I <sub>OH</sub> = -4 mA	2.3	2.0		V		
			$I_{OH} = -6 \text{ mA}$	2.3	1.8		V		
			I <sub>OH</sub> = -8 mA	2.3	1.7		V		
V <sub>OL</sub>	LOW Level Output Voltage		I <sub>OL</sub> = 100 μA	2.3 – 2.7		0.2	V		
			I <sub>OL</sub> = 6 mA	2.3		0.4	V		
			I <sub>OL</sub> = 8 mA	2.3		0.6	V		
I <sub>I</sub>	Input Leakage Current	Control Pins	$0 \le V_I \le 3.6V$	2.3 – 2.7		±5.0	μΑ		
		Data Pins	$V_I = V_{CC}$ or GND	2.3 – 2.7		±5.0	μA		
I <sub>I(HOLD)</sub>	Bushold Input Minimum		$V_{IN} = 0.7V$	2.3	45		μA		
	Drive Hold Current		V <sub>IN</sub> = 1.6V	2.3	-45		μΑ		
I <sub>I(OD)</sub>	Bushold Input Over-Drive		(Note 8)	2.7	300		μA		
	Current to Change State		(Note 9)	2.7	-300		μΛ		
I <sub>OZ</sub>	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.3 – 2.7		±10	μA		
			$V_I = V_{IH} \text{ or } V_{IL}$	2.5 - 2.1		10	μΑ		
I <sub>OFF</sub>	Power-OFF Leakage Current	Power-OFF Leakage Current		0		10	μΑ		
I <sub>CC</sub>	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.3 – 2.7		20	μΑ		
			$V_{CC} \leq (V_O) \leq 3.6V \text{ (Note 10)}$	2.3 – 2.7		±20	μΑ		

Note 8: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 9: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 10: Outputs disabled or 3-STATE only.

## DC Electrical Characteristics (1.65V $\leq$ V\_{CC} < 2.3V)

Symbol	Paramete	er	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
VIH	HIGH Level Input Voltage			1.65 - 2.3	$0.65  imes V_{CC}$		V
VIL	LOW Level Input Voltage	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V <sub>OH</sub>	HIGH Level Output Voltage		I <sub>OH</sub> = -100 μA	1.65 - 2.3	V <sub>CC</sub> - 0.2		V
			I <sub>OH</sub> = -3 mA	1.65	1.25		V
V <sub>OL</sub>	LOW Level Output Voltage		I <sub>OL</sub> = 100 μA	1.65 - 2.3		0.2	V
			I <sub>OL</sub> = 3 mA	1.65		0.3	V
I <sub>I</sub>	Input Leakage Current	Control Pins	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μA
		Data Pins	$V_I = V_{CC} \text{ or } GND$	1.65 - 2.3		±5.0	μΑ
I <sub>I(HOLD)</sub>	Bushold Input Minimum	•	V <sub>IN</sub> = 0.57V	1.65	25		
	Drive Hold Current		V <sub>IN</sub> = 1.07V	1.65	-25		μA
I <sub>I(OD)</sub>	Bushold Input Over-Drive		(Note 11)	1.95	200		
	Current to Change State		(Note 12)	1.95	-200		μA
l <sub>oz</sub>	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	1.65 - 2.3		±10	
			$V_I = V_{IH} \text{ or } V_{IL}$	1.00 - 2.3	1.65 - 2.3 ±10	±ΙΟ	μA
I <sub>OFF</sub>	Power-OFF Leakage Current		$0 \le (V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current		$V_I = V_{CC} \text{ or } GND$	1.65 - 2.3		20	μΑ
			V <sub>CC</sub> ≤ (V <sub>O</sub> ) ≤ 3.6V (Note 13)	1.65 - 2.3		±20	μA

Note 11: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 12: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 13: Outputs disabled or 3-STATE only.

### AC Electrical Characteristics (Note 14)

	Parameter	$T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $C_L = 30$ pF, $R_L = 500\Omega$						
Symbol		$V_{CC}=3.3V\pm0.3V$		$\textbf{V}_{\textbf{CC}} = \textbf{2.5V} \pm \textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		100		MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay CP to On	0.8	3.4	1.0	4.8	1.5	9.6	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.8	3.9	1.0	5.4	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.8	4.0	1.0	4.4	1.5	7.9	ns
t <sub>S</sub>	Setup Time	1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	1.0		1.0		1.0		ns
t <sub>W</sub>	Pulse Width	1.5		1.5		4.0		ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew (Note 15)		0.5		0.5		0.75	ns

Note 14: For  $C_L = 50_PF$ , add approximately 300 ps to the AC maximum specification.

Note 15: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

#### **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub> (V)	T <sub>A</sub> = +25°C Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$	1.8	0.15	
			2.5	0.25	V
			3.3	0.35	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$	1.8	-0.15	
			2.5	-0.25	V
			3.3	-0.35	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
			2.5	2.05	V
			3.3	2.65	

### Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
•,		Туріс		
CIN	Input Capacitance	$V_{CC}$ = 1.8V, 2.5V or 3.3V, $V_{I}$ = 0V or $V_{CC}$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	рF
		V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	20	ы

74VCXH162374

