# Low-Voltage 1.8/2.5/3.3V 16-Bit D-Type Flip-Flop

## With 3.6 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The 74VCXH16374 is an advanced performance, non-inverting 16-bit D-type flip-flop. It is designed for very high-speed, very low-power operation in 1.8 V, 2.5 V or 3.3 V systems. The VCXH16374 is byte controlled, with each byte functioning identically, but independently. Each byte has separate Output Enable and Clock Pulse inputs. These control pins can be tied together for full 16-bit operation.

When operating at 2.5 V (or 1.8 V) the part is designed to tolerate voltages it may encounter on either inputs or outputs when interfacing to 3.3 V busses. It is guaranteed to be overvoltage tolerant to 3.6V.

The 74VCXH16374 consists of 16 edge-triggered flip-flops with individual D-type inputs and 3.6 V-tolerant 3-state outputs. The clocks (CPn) and Output Enables  $(\overline{OEn})$  are common to all flip-flops within the respective byte. The flip-flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the  $\overline{OE}$  LOW, the contents of the flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. The  $\overline{OE}$  input level does not affect the operation of the flip-flops. The data inputs include active bushold circuitry, eliminating the need for external pullup resistors to hold unused or floating inputs at a valid logic state.

### **Features**

- Designed for Low Voltage Operation:  $V_{CC} = 1.65 \text{ V} 3.6 \text{ V}$
- 3.6 V Tolerant Inputs and Outputs
- High Speed Operation: 3.0 ns max for 3.0 V to 3.6V

3.9 ns max for 2.3 V to 2.7V

7.8 ns max for 1.65 V to 1.95V

• Static Drive: ±24 mA Drive at 3.0 V

±18 mA Drive at 2.3 V

±6 mA Drive at 1.65 V

- · Supports Live Insertion and Withdrawal
- Includes Active Bushold to Hold Unused or Floating Inputs at a Valid Logic State
- I<sub>OFF</sub> Specification Guarantees High Impedance When  $V_{CC} = 0 V^*$
- Near Zero Static Supply Current in All Three Logic States (20 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds ±250 mA @ 125°C
- ESD Performance: Human Body Model >2000 V Machine Model >200 V
- All Devices in Package TSSOP are Inherently Pb-Free\*\*
- \*To ensure the outputs activate in the 3-state condition, the output enable pins should be connected to  $V_{CC}$  through a pullup resistor. The value of the resistor is determined by the current sinking capability of the output connected to the  $\overline{OE}$  pin.
- \*\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




### ON Semiconductor®

http://onsemi.com

### MARKING DIAGRAM



TSSOP-48 DT SUFFIX CASE 1201



A W/I = Assembly Location

/L = Wafer Lot

= Year

WW = Work Week

### **PIN NAMES**

Pins	Function
<del>OEn</del>	Output Enable Inputs
CPn	Clock Pulse Inputs
D0-D15	Inputs
O0-O15	Outputs

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
74VCXH16374DT	TSSOP (Pb-Free)	39 / Rail
74VCXH16374DTR	TSSOP (Pb-Free)	2500 / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. 48-Lead Pinout (Top View)




Figure 2. Logic Diagram




Figure 3. IEC Logic Diagram

### **TRUTH TABLE**

	Inputs		Outputs	Inputs			Outputs
CP1	OE1	D0:7	O0:7	CP2	OE2	D8:15	O8:15
1	L	Η	Н	1	L	Н	Н
1	L	L	L	1	L	L	L
Х	L	Х	00	Х	L	Х	00
Х	Н	Х	Z	Х	Н	Х	Z

H = High Voltage Level

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +4.6	~~	V
VI	DC Input Voltage	$-0.5 \le V_{ } \le +4.6$	.(0	٧
V <sub>O</sub>	DC Output Voltage	$-0.5 \le V_0 \le +4.6$	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Note 1; Outputs Active	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
lok	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
Io	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter C		Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage Data	Operating Retention Only	1.65 1.2	3.3 3.3	3.6 3.6	V
VI	Input Voltage		-0.3		3.6	V
V <sub>O</sub>	Output Voltage	(Active State) (3-State)	0 0		V <sub>CC</sub> 3.6	V
I <sub>OH</sub>	HIGH Level Output Current, V <sub>CC</sub> = 3.0 V - 3.6 V				-24	mA
I <sub>OL</sub>	LOW Level Output Current, V <sub>CC</sub> = 3.0 V - 3.6 V				24	mA
I <sub>OH</sub>	HIGH Level Output Current, V <sub>CC</sub> = 2.3 V - 2.7 V				-18	mA
I <sub>OL</sub>	LOW Level Output Current, V <sub>CC</sub> = 2.3 V - 2.7 V				18	mA
I <sub>OH</sub>	HIGH Level Output Current, V <sub>CC</sub> = 1.65 V - 1.95 V				-6	mA
I <sub>OL</sub>	LOW Level Output Current, V <sub>CC</sub> = 1.65 V - 1.95 V				6	mA
T <sub>A</sub>	Operating Free-Air Temperature		-40		+85	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate, $V_{\text{IN}}$ from 0.8 V to 2.0 V, $V_{\text{C}}$	<sub>C</sub> = 3.0 V	0		10	ns/V

L = Low Voltage Level

Z = High Impedance State

<sup>↑</sup> Low-to-High Transition

X = High or Low Voltage Level and Transitions Are Acceptable, for I<sub>CC</sub> reasons, DO NOT FLOAT Inputs.

O0 = No Change.

<sup>1.</sup> I<sub>O</sub> absolute maximum rating must be observed.

### DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage (Note 2)	1.65 V ≤ V <sub>CC</sub> < 2.3 V	0.65 x V <sub>CC</sub>		V
		2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V	1.6		
		2.7 V < V <sub>CC</sub> ≤ 3.6 V	2.0		
V <sub>IL</sub>	LOW Level Input Voltage (Note 2)	1.65 V ≤ V <sub>CC</sub> < 2.3 V		0.35 x V <sub>CC</sub>	V
		2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V		0.7	
ļ		2.7 V < V <sub>CC</sub> ≤ 3.6 V		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; I <sub>OH</sub> = −100 μA	V <sub>CC</sub> - 0.2		V
		V <sub>CC</sub> = 1.65 V; I <sub>OH</sub> = -6 mA	1.25		
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -6 mA	2.0		
ļ		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -12 mA	1.8		
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -18 mA	1.7	0	
		V <sub>CC</sub> = 2.7 V; I <sub>OH</sub> = -12 mA	2.2	.0	
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -18 mA	2.4		
ļ		$V_{CC} = 3.0 \text{ V}; I_{OH} = -24 \text{ mA}$	2.2	,	
V <sub>OL</sub>	LOW Level Output Voltage	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OL} = 100 \mu\text{A}$		0.2	V
ļ		V <sub>CC</sub> = 1.65 V; I <sub>OL</sub> = 6 mA		0.3	
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 12 mA		0.4	
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 18 mA		0.6	
ļ		V <sub>CC</sub> = 2.7 V; I <sub>OL</sub> = 12 mA		0.4	
ļ		$V_{CC} = 3.0 \text{ V; } I_{OL} = 18 \text{ mA}$	,0	0.4	
ļ		$V_{CC} = 3.0 \text{ V; } I_{OL} = 24 \text{ mA}$		0.55	
I <sub>I</sub>	Input Leakage Current	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; 0 V ≤ V <sub>I</sub> ≤ 3.6 V		±5.0	μΑ
I <sub>I(HOLD)</sub>	Minimum Bushold Input Current	$V_{CC} = 3.0 \text{ V}, V_{IN} = 0.8 \text{ V}$	75		μΑ
ļ		$V_{CC} = 3.0 \text{ V}, V_{IN} = 2.0 \text{ V}$	-75		
ļ		V <sub>CC</sub> = 2.3 V, V <sub>IN</sub> = 0.7 V	45		
ļ		V <sub>CC</sub> = 2.3 V, V <sub>IN</sub> = 1.6 V	-45		
		V <sub>CC</sub> = 1.65 V, V <sub>IN</sub> = 0.57 V	25		
		V <sub>CC</sub> = 1.65 V, V <sub>IN</sub> = 1.07 V	-25		
I <sub>I (OD)</sub>	Minimum Bushold Over-Drive	V <sub>CC</sub> = 3.6 V, (Note 3)	450		μΑ
	Current Needed to Change State	V <sub>CC</sub> = 3.6 V, (Note 4)	-450		
	5	V <sub>CC</sub> = 2.7 V, (Note 3)	300		
		V <sub>CC</sub> = 2.7 V, (Note 4)	-300		
		V <sub>CC</sub> = 1.95 V, (Note 3)	200		
	PIERSE	V <sub>CC</sub> = 1.95 V, (Note 4)	-200		
l <sub>OZ</sub>	3-State Output Current	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; 0 \text{ V} \le \text{V}_{O} \le 3.6 \text{ V};$ $\text{V}_{I} = \text{V}_{IH} \text{ or V}_{IL}$		±10	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{CC} = 0 \text{ V}; \text{ V}_{\text{I}} \text{ or } \text{V}_{\text{O}} = 3.6 \text{ V}$		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current (Note 5)	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; V <sub>I</sub> = GND or V <sub>CC</sub>		20	μΑ
		1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; 3.6 V ≤ V <sub>I</sub> , V <sub>O</sub> ≤ 3.6 V		±20	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$2.7 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V}; \text{V}_{IH} = \text{V}_{CC} - 0.6 \text{ V}$		750	μА

These values of V<sub>I</sub> are used to test DC electrical characteristics only.
 An external driver must source at least the specified current to switch from LOW-to-HIGH.
 An external driver must source at least the specified current to switch from HIGH-to-LOW.
 Outputs disabled or 3-state only.

### AC CHARACTERISTICS (Note 6; $t_R = t_F = 2.0 \text{ ns}$ ; $C_L = 30 \text{ pF}$ ; $R_L = 500 \Omega$ )

					$T_A = -40$	0°C to +85°	С		
			V <sub>CC</sub> = 3.0	V to 3.6 V	V <sub>CC</sub> = 2.3	V to 2.7 V	V <sub>CC</sub> = 1.65	V to 1.95 V	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Unit
f <sub>max</sub>	Clock Pulse Frequency	1	250		200		100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP-to-On	1	0.8 0.8	3.0 3.0	1.0 1.0	3.9 3.9	1.5 1.5	7.8 7.8	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time to High and Low Level	2	0.8 0.8	3.5 3.5	1.0 1.0	4.6 4.6	1.5 1.5	9.2 9.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time From High and Low Level	2	0.8 0.8	3.5 3.5	1.0 1.0	3.8 3.8	1.5 1.5	6.8 6.8	ns
t <sub>s</sub>	Setup Time, High or Low Dn-to-CP	3	1.5		1.5		2.5		ns
t <sub>h</sub>	Hold Time, High or Low Dn-to-CP	3	1.0		1.0		1.0		ns
t <sub>w</sub>	CP Pulse Width, High	3	1.5		1.5		4.0	\P\	ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output-to-Output Skew (Note 7)			0.5 0.5		0.5 0.5	.G	0.75 0.75	ns

<sup>6.</sup> For  $C_L$  = 50 pF, add approximately 300 ps to the AC maximum specification.

### AC CHARACTERISTICS (t\_R = t\_F = 2.0 ns; $C_L$ = 50 pF; $R_L$ = 500 $\Omega$ )

				T <sub>A</sub> = -40°C to +85°	С		
			V <sub>CC</sub> = 3.0	V to 3.6 V	V <sub>CC</sub> =	2.7 V	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
f <sub>max</sub>	Clock Pulse Frequency	4	150		150		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP-to-On	4	1.0 1.0	4.2 4.2		4.9 4.9	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time to High and Low Level	5	1.0 1.0	4.8 4.8		5.9 5.9	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time From High and Low Level	5	1.0 1.0	4.3 4.3		4.7 4.7	ns
toshl toslh	Output-to-Output Skew (Note 8)	CO	.cv	0.5 0.5		0.5 0.5	ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

### **DYNAMIC SWITCHING CHARACTERISTICS**

			T <sub>A</sub> = +25°C	
Symbol	Characteristic	Condition	Тур	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage	$V_{CC} = 1.8 \text{ V}, \ C_L = 30 \text{ pF}, \ V_{IH} = V_{CC}, \ V_{IL} = 0 \text{ V}$	0.25	V
	(Note 9)	$V_{CC}$ = 2.5 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}$ , $V_{IL}$ = 0 V	0.6	
		$V_{CC}$ = 3.3 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}$ , $V_{IL}$ = 0 V	0.8	
V <sub>OLV</sub>	Dynamic LOW Valley Voltage	$V_{CC}$ = 1.8 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}$ , $V_{IL}$ = 0 V	-0.25	V
	(Note 9)	$V_{CC}$ = 2.5 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}$ , $V_{IL}$ = 0 V	-0.6	
		$V_{CC}$ = 3.3 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}$ , $V_{IL}$ = 0 V	-0.8	
V <sub>OHV</sub>	Dynamic HIGH Valley Voltage	$V_{CC} = 1.8 \text{ V}, C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	1.5	V
	(Note 10)	$V_{CC}$ = 2.5 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}$ , $V_{IL}$ = 0 V	1.9	
		$V_{CC} = 3.3 \text{ V}, C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	2.2	

<sup>9.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

### **CAPACITIVE CHARACTERISTICS**

Symbol Parameter	Condition	Typical	Unit
C <sub>IN</sub> Input Capacitance	Note 11	6	pF
C <sub>OUT</sub> Output Capacitance	Note 11	7	pF
C <sub>PD</sub> Power Dissipation Capacitar	Note 11, 10 MHz	20	pF
O PLEAS	HIS DEVICE OF THE POPULATION O		

 $<sup>\</sup>overline{11. V_{CC} = 1.8 \text{ V}, 2.5 \text{ V or } 3.3 \text{ V}; V_{I} = 0 \text{ V or } V_{CC}}$ 

<sup>10.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the HIGH state.





Figure 4. AC Waveforms



**WAVEFORM 3 - PULSE WIDTH**  $t_R = t_F = 2.0$  ns (or fast as required) from 10% to 90%

Figure 5. AC Waveforms

Table 1. AC WAVEFORMS

	5	V <sub>CC</sub>	
Symbol	3.3 V ± 0.3 V	2.5 V ± 0.2 V	1.8 V ± 0.15 V
V <sub>IH</sub>	2.7 V	V <sub>CC</sub>	V <sub>CC</sub>
V <sub>m</sub>	1.5 V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V	V <sub>OL</sub> + 0.15 V
V <sub>y</sub>	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.15 V	V <sub>OH</sub> – 0.15 V




Figure 6. Test Circuit

**Table 2. TEST CIRCUIT** 

TEST	SWITCH
PLH, <sup>t</sup> PHL	Open
PZL, <sup>†</sup> PLZ	6 V at $V_{CC} = 3.3 \pm 0.3 \text{ V};$ $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2 \text{ V}; 1.8 \pm 0.15 \text{ V}$
PZH, tPHZ	GND
$C_{\rm L}=30~{ m pF}$ or equivalent (Includes jig and $C_{\rm L}=500~{ m \Omega}$ or equivalent $C_{\rm R}=Z_{\rm OUT}$ of pulse generator (typically 50)	Open $6 \text{ V at V}_{CC} = 3.3 \pm 0.3 \text{ V}; \\ \text{V}_{CC} \times 2 \text{ at V}_{CC} = 2.5 \pm 0.2 \text{ V}; 1.8 \pm 0.15 \text{ V}$ $\text{GND}$ $\text{probe capacitance}$ $\Omega$





Figure 7. AC Waveforms



WAVEFORM 6 - PULSE WIDTH t<sub>R</sub> = t<sub>F</sub> = 2.0 ns (or fast as required) from 10% to 90% Figure 8. AC Waveforms

Table 3. AC WAVEFORMS

	V <sub>CC</sub>				
Symbol	3.3 V ± 0.3 V	2.7 V			
V <sub>IH</sub>	2.7 V	2.7 V			
V <sub>m</sub>	1.5 V	1.5 V			
V <sub>x</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.3 V			
V <sub>y</sub>	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.3 V			





Figure 9. Test Circuit

**Table 4. TEST CIRCUIT** 

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
<sup>†</sup> PZL, <sup>†</sup> PLZ	6 V at $V_{CC}$ = 3.3 ± 0.3 V; $V_{CC}$ × 2 at $V_{CC}$ = 2.5 ± 0.2 V; 1.8 ± 0.15 V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND
$C_L$ = 50 pF or equivalent (Includes jig and pR <sub>L</sub> = 500 $\Omega$ or equivalent R <sub>T</sub> = $Z_{OUT}$ of pulse generator (typically 50 section 2)	

### PACKAGE DIMENSIONS

### **TSSOP DT SUFFIX** CASE 1201-01 **ISSUE A**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE
- MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION K DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
  EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	12.40	12.60	0.488	0.496
В	6.00	6.20	0.236	0.244
С	4	1.10		0.043
D	0.05	0.15	0.002	0.006
E	0.50	0.75	0.020	0.030
G	0.50 BSC		0.0197 BSC	
H	0.37	ł	0.015	
7	0.09	0.20	0.004	0.008
J1 .	0.09	0.16	0.004	0.006
K	0.17	0.27	0.007	0.011
K1	0.17	0.23	0.007	0.009
L	7.95	8.25	0.313	0.325
M	0 °	8°	0 °	8°

demarke ty rer ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

0.076 (0.003)

SEATING PLANE

-T-

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative