

## 74VHC299

### 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

#### General Description

The VHC299 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHC299 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $Q_0$ ,  $Q_7$  to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage.

This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.



#### Features

- Low power dissipation:  
 $I_{CC} = 4 \mu A$  at  $T_A = 25^\circ C$
- High noise immunity:  
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- All inputs are equipped with a power down protection function
- Balanced propagation delays:  $t_{PLH} \cong t_{PHL}$
- Low noise:  $V_{OLP} = 0.9V$  (typ)
- Pin and function compatible with 74HC299

Commercial	Package Number	Package Description
74VHC299M	M20B	20-Lead Molded JEDEC SOIC
74VHC299SJ	M20D	20-Lead Molded EIAJ SOIC
74VHC299MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHC299N	N20A	20-Lead Molded DIP


Note: Surface mount packages are also available on Tape and Reel.  
Specify by appending the suffix letter 'X' to the ordering code.

#### Logic Symbols



#### Connection Diagram

Pin Assignment for  
DIP, TSSOP and SOIC



TL/F/11638-3

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Pin Names	Description
CP	Clock Pulse Input
DS <sub>0</sub>	Serial Data Input for Right Shift
DS <sub>7</sub>	Serial Data Input for Left Shift
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs
MR	Asynchronous Master Reset
OE <sub>1</sub> , OE <sub>2</sub>	TRI-STATE Output Enable Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	Parallel Data Inputs or TRI-STATE Parallel Outputs
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs

**Truth Table**

MR	Inputs			Response
	S <sub>1</sub>	S <sub>0</sub>	CP	
L	X	X	X	Asynchronous Reset; Q <sub>0</sub> -Q <sub>7</sub> = LOW
H	H	H	/	Parallel Load; I/O <sub>n</sub> → Q <sub>n</sub>
H	L	H	/	Shift Right; DS <sub>0</sub> → Q <sub>0</sub> , Q <sub>0</sub> → Q <sub>1</sub> , etc.
H	H	L	/	Shift Left, DS <sub>7</sub> → Q <sub>7</sub> , Q <sub>7</sub> → Q <sub>6</sub> , etc.
H	L	L	X	Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

/ = LOW-to-HIGH Transition


## Functional Description

The VHC299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S<sub>0</sub> and S<sub>1</sub>, as shown in the Truth Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q<sub>0</sub> and Q<sub>7</sub> are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on MR overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either OE<sub>1</sub> or OE<sub>2</sub> disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The TRI-STATE buffers are also disabled by HIGH signals on both S<sub>0</sub> and S<sub>1</sub> in preparation for a parallel load operation.

## Logic Diagram



TL/F/11638-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to + 7.0V
DC Input Voltage ( $V_{IN}$ )	-0.5V to + 7.0V
DC Output Voltage ( $V_{OUT}$ )	-0.5V to $V_{CC}$ + 0.5V
Input Diode Current ( $I_{IK}$ )	-20 mA
Output Diode Current ( $I_{OK}$ )	±20 mA
DC Output Current ( $I_{OUT}$ )	±25 mA
DC $V_{CC}/GND$ Current ( $I_{CC}$ )	±75 mA
Storage Temperature ( $T_{STG}$ )	-65°C to + 150°C

Lead Temperature ( $T_L$ )  
(Soldering, 10 seconds) 260°C

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside databook specifications.

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )	2.0V to + 5.5V
Input Voltage ( $V_{IN}$ )	0V to + 5.5V
Output Voltage ( $V_{OUT}$ )	0V to $V_{CC}$
Operating Temperature ( $T_{OPR}$ )	-40°C to + 85°C
Input Rise and Fall Time ( $t_r, t_f$ )	0 ~ 100 ns/V
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 20 ns/V
$V_{CC} = 5.0V \pm 0.5V$	

## DC Characteristics for 'VHC Family Devices

Symbol	Parameter	$V_{CC}$ (V)	74VHC					Units	Conditions		
			$T_A = + 25^\circ C$			$T_A = - 40^\circ C$ to + 85°C					
			Min	Typ	Max	Min	Max				
$V_{IH}$	High Level Input Voltage	2.0 3.0–5.5	1.50 0.7 $V_{CC}$			1.50 0.7 $V_{CC}$		V			
$V_{IL}$	Low Level Input Voltage	2.0 3.0–5.5		0.50 0.3 $V_{CC}$		0.50 0.3 $V_{CC}$		V			
$V_{OH}$	High Level Output Voltage	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V	$V_{IN} = V_{IH}$ or $V_{IL}$		
		3.0 4.5	2.58 3.94			2.48 3.80		V			
$V_{OL}$	Low Level Output Voltage	2.0 3.0 4.5	0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		V	$V_{IN} = V_{IH}$ or $V_{IL}$		
		3.0 4.5		0.36 0.36		0.44 0.44		V			
									$I_{OL} = 50 \mu A$		
$I_{OZ}$	TRI-STATE Output Off-State Current	5.5		±0.25		±2.5		$\mu A$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND		
$I_{IN}$	Input Leakage Current	0–5.5		±0.1		±1.0		$\mu A$	$V_{IN} = 5.5V$ or GND		
$I_{CC}$	Quiescent Supply Current	5.5		4.0		40.0		$\mu A$	$V_{IN} = V_{CC}$ or GND		

### DC Characteristics for 'VHC Family Devices:

Symbol	Parameter	V <sub>CC</sub> (V)	74VHC		Units	Conditions		
			T <sub>A</sub> = +25°C					
			Typ	Limits				
V <sub>OLP</sub> **	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.9	1.2	V	C <sub>L</sub> = 50 pF		
V <sub>OLO</sub> **	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.9	-1.2	V	C <sub>L</sub> = 50 pF		
V <sub>IHD</sub> **	Minimum High Level Dynamic Input Voltage	5.0		3.5	V	C <sub>L</sub> = 50 pF		
V <sub>ILD</sub> **	Maximum High Level Dynamic Input Voltage	5.0		1.5	V	C <sub>L</sub> = 50 pF		

\*\*Parameter guaranteed by design.

### AC Electrical Characteristics for 'VHC Family Devices:

Symbol	Parameter	V <sub>CC</sub> (V)	74VHC			74VHC		Units	Conditions		
			T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°					
			Min	Typ	Max	Min	Max				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time CP to Q <sub>0</sub> or Q <sub>7</sub> (Shift Left or Right)	3.3 ± 0.3	12.2	17.2	1.0	19.8		ns	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		
			14.7	20.7	1.0	23.3					
		5.0 ± 0.5	8.5	10.8	1.0	12.0		ns			
			10.0	12.8	1.0	14.0					
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CP – I/O <sub>n</sub> )	3.3 ± 0.3	10.3	14.3	1.0	16.6		ns	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		
			12.8	17.8	1.0	20.1					
		5.0 ± 0.5	7.3	9.1	1.0	10.4		ns			
			8.8	11.1	1.0	12.4					
t <sub>PHL</sub>	Propagation Delay Time (MR to Q <sub>0</sub> or Q <sub>7</sub> )	3.3 ± 0.3	13.0	19.0	1.0	22.0		ns	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		
			15.5	22.5	1.0	25.5					
		5.0 ± 0.5	9.1	11.2	1.0	13.5		ns			
			10.8	13.2	1.0	15.5					
t <sub>PHL</sub>	Propagation Delay Time (MR – I/O <sub>n</sub> )	3.3 ± 0.3	10.8	17.0	1.0	19.5		ns	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		
			13.3	20.5	1.0	23.0					
		5.0 ± 0.5	7.7	10.5	1.0	12.0		ns			
			9.2	12.5	1.0	14.0					
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time (OE – I/O <sub>n</sub> )	3.3 ± 0.3	13.3	16.5	1.0	19.2		ns	R <sub>L</sub> = 1 kΩ C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		
			14.8	19.0	1.0	21.7					
		5.0 ± 0.5	8.9	9.7	1.0	11.3		ns			
			10.4	11.2	1.0	12.6					
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time (S <sub>0</sub> or S <sub>1</sub> to I/O <sub>n</sub> )	3.3 ± 0.3	13.3	16.5	1.0	19.2		ns	R <sub>L</sub> = 1 kΩ C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		
			14.8	19.0	1.0	21.7					
		5.0 ± 0.5	8.9	9.7	1.0	11.3		ns			
			10.4	11.2	1.0	12.6					
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time (OE – I/O <sub>n</sub> )	3.3 ± 0.3	18.0	21.3	1.0	24.3		ns	R <sub>L</sub> = 1 kΩ C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF		
		5.0 ± 0.5	11.8	13.2	1.0	15.0					
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time (S <sub>0</sub> or S <sub>1</sub> to I/O <sub>n</sub> )	3.3 ± 0.3	18.0	21.3	1.0	24.3		ns	R <sub>L</sub> = 1 kΩ C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF		
		5.0 ± 0.5	11.8	13.2	1.0	15.0					
f <sub>MAX</sub>	Maximum Clock Frequency	3.3 ± 0.3	65	100	55			MHz	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		
			55	90	50						
		5.0 ± 0.5	125	160	110			MHz			
			115	150	100						
C <sub>IN</sub>	Input Capacitance		4	10		10	pF	V <sub>CC</sub> = Open			
C <sub>OUT</sub>	Output Capacitance		4				pF	V <sub>CC</sub> = 5.0V			
C <sub>PD</sub>	Power Dissipation Capacitance		110				pF	(Note 1)			


Note 1: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> \* V<sub>CC</sub> \* f<sub>IN</sub> + I<sub>CC</sub>.

## AC Operating Requirements for 'VHC Family Devices:

Symbol	Parameter	V <sub>CC</sub> (V)	74VHC		74VHC	Units	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C		
			Typ	Guaranteed Limits			
t <sub>S</sub>	Minimum Setup Time S <sub>0</sub> or S <sub>1</sub> to CP	3.3 ± 0.3 5.0 ± 0.5		14.5 7.0	17.0 8.0	ns	
t <sub>S</sub>	Minimum Setup Time I/O <sub>n</sub> to CP	3.3 ± 0.3 5.0 ± 0.5		8.0 4.0	9.0 4.0	ns	
t <sub>S</sub>	Minimum Setup Time DS <sub>0</sub> or DS <sub>7</sub> to CP	3.3 ± 0.3 5.0 ± 0.5		8.5 5.0	10.0 5.0	ns	
t <sub>H</sub>	Minimum Hold Time S <sub>0</sub> or S <sub>1</sub> to CP	3.3 ± 0.3 5.0 ± 0.5		0.0 0.5	0.0 0.5	ns	
t <sub>H</sub>	Minimum Hold Time I/O <sub>n</sub> to CP	3.3 ± 0.3 5.0 ± 0.5		0.5 1.5	0.5 1.5	ns	
t <sub>H</sub>	Minimum Hold Time DS <sub>0</sub> or DS <sub>7</sub> to CP	3.3 ± 0.3 5.0 ± 0.5		1.0 1.0	1.0 1.0	ns	
t <sub>W(L)</sub> t <sub>W(H)</sub>	Minimum Pulse Width (CP)	3.3 ± 0.3 5.0 ± 0.5		7.0 7.0	8.0 8.0	ns	
t <sub>W(L)</sub>	Minimum Pulse Width (MR)	3.3 ± 0.3 5.0 ± 0.5		6.0 6.0	7.0 7.0	ns	
t <sub>rem</sub>	Minimum Removal Time (MR to CP)	3.3 ± 0.3 5.0 ± 0.5		5.0 4.0	6.0 4.0	ns	



## Ordering Information

The device number is used to form part of a simplified purchasing code, where the package type and temperature range are defined as follows:




TL/F/11638-5

**Physical Dimensions** inches (millimeters)



20-Lead Plastic EIAJ SOIC (SJ)  
Order Number 74VHC299SJ or 74VHC299SJX  
NS Package Number M20D


## **Physical Dimensions** inches (millimeters) (Continued)



**20-Lead Molded Thin Shrink Small Outline JEDEC Type I TSSOP  
Order Number 74VHC299MTC  
NS Package Number MTC20**

# 74VHC299 8-Input Universal Shift Storage Register with Common Parallel I/O Pins

## Physical Dimensions inches (millimeters) (Continued)



N20A (REV G)

**20-Lead Molded Dual-In-Line Package**  
Order Number 74VHC299N  
NS Package Number N20A

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: (800) 272-9959  
Fax: (800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: [cnjwge@tevm2.nsc.com](mailto:cnjwge@tevm2.nsc.com)  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2406

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.