



#### 7811 Network Security Processor

 $Hi/fn^{\text{$\%$}}$  supplies two of the Internet's most important raw materials: compression and encryption. Hi/fn is also the world's first company to put both on a single chip, creating a processor that performs compression and encryption at a faster speed than a conventional CPU alone could handle, and for much less than the cost of a Pentium<sup>®</sup> or comparable processor.

Hi/fn, Inc. 750 University Avenue Los Gatos, CA 95032 info@hifn.com http://www.hifn.com Tel: 408-399-3500 Fax: 408-399-3501

Hi/fn Applications Support Hotline: 408-399-3544

#### Disclaimer

Hi/fn reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

Hi/fn warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Hi/fn's standard warranty. Testing and other quality control techniques are utilized to the extent Hi/fn deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

HI/FN SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of Hi/fn products in such critical applications is understood to be fully at the risk of the customer. Questions concerning potential risk applications should be directed to Hi/fn through a local sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

Hi/fn does not warrant that its products are free from infringement of any patents, copyrights or other proprietary rights of third parties. In no event shall Hi/fn be liable for any special, incidental or consequential damages arising from infringement or alleged infringement of any patents, copyrights or other third party intellectual property rights.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals," must be validated for each customer application by customer's technical experts.

The use of this product may require a license from Motorola. A license agreement for the right to use Motorola patents may be obtained through Hi/fn or directly from Motorola.



DS-0018-00 (4/2000) © 1997-2000 by Hi/fn, Inc., including one or more U.S. patents No.: 4,701,745, 5,003,307, 5,016,009, 5,126,739, 5,146,221, 5,414,425, 5,414,850, 5,463,390, 5,506,580, 5,532,694. Other patents pending. Hi/fn and LZS are registered trademarks of Hi/fn, Inc. All other trademarks are the property of their respective holders.

This product is approved for export and reexport under License Exception ENC to non-government end-users worldwide except those located in Iran, Iraq, Libya, North Korea, Sudan, Syria, Yugoslavia (Serbia), and Talibancontrolled regions of Afghanistan.



# **Table of Contents**

1	Introduction 1.1 Features 1.2 Description 1.3 Block Diagram 1.4 Specification Summary	7 8 10
2	Device Architecture         2.1 Data and Control Flow         2.2 Functional Units	13
3	Subsystem Configurations         3.1       Subsystem Variants	
4	Signal Description	26
5	Memory Maps	30 31 33
6	<ul> <li>General Purpose DMA (GPDMA) Units</li> <li>6.1 Data and Message Modes</li> <li>6.2 Handshaking</li> <li>6.3 Scatter/Gather</li> <li>6.4 Data Mode Example</li> <li>6.5 GPDMA Arbitration and Polling</li> </ul>	37 42 43 45
7	The Security Engine7.1Operation7.2Registers7.3Descriptors7.4Encode/Decode Command Structures7.5Read RAM/Write RAM Command Structures7.6Source Structures7.7Dest Structures7.8Result Structures7.9Context RAM Usage	49 51 52 56 64 65 65 65
8	Registers         8.1       Group 0 Registers         8.2       Group 1 Registers	73
9	Clock Generation and Reset       1         9.1       Clock Generation       1         9.2       Reset       1	21
10	Testability	
11	DC Specifications	23 23
12	AC Specifications	

# hi fn<sub>®</sub>

	12.2 PCI Timing.	
	12.3 MIPS Interface Timing	
	12.4 SDRAM Timing 1	25
13	Physical Specifications 1	26
	13.1 Package Dimensions	
	13.2 Pin Configuration 1	28
Eie		
	jures	0
	rre 1. System concept	
	rre 2. Ordering information	
	ure 3. Block Diagram of the 7811	
	re 4. Functional units in the 7811	
	are 5. Pipeline configurations for encryption and decryption	
	rre 6. Group 0 registers	
	rre 7. Group 1 register summary	
	rre 8. Big-endian conversion in the 7811	
	re 9. Elements of a 7811 subsystem	
	rre 10. Typical subsystem	
	rre 11. High Performance Subsystem	
	rre 12. Minimal (no CPU) subsystem	
	re 13. Signal Description re 14. Recommended terminations if MIPS processor is not used	
	ire 15. Usage of PCI memory space by the 7811	
	re 16. MIPS-to-PCI address decoding	
	re 17. Usage of MIPS memory space by the 7811	
	ire 18. EEPROM memory map	
	re 19. PCI configuration space	
	ire 20. PCI Status Register	
	ire 21. Application-level GPDMA example	
	are 22. GPDMA operation in Message mode	
	are 23. GPDMA operation in Message mode	
	ire 24. GPDMA Source command structure	
	are 25. Bit fields in the Source Control word	
	are 26. GPDMA Dest Command structure	
Fio	are 27. Bit fields in the Dest Control word	42
	ire 28. GPDMA example	
	ire 29. Security engine block diagram	
	are 30. Mapping between 16-bit and 32-bit representations of the Security	
1 15	Engine's commands and descriptors	50
Fig	are 31. Security Engine registers in the Group 0 register space	
	are 32. Security Engine registers in the Group 1 register space	
	are 33. Command descriptor	
0	re 34. Source descriptor	
	ire 35. Dest descriptor	
Fig	re 36. Result descriptor	55
	are 37. Command structures	
	ire 38. Base command structure	
	are 39. Compress command structure	
	are 40. Pad command structure	
	ire 41. Mac command structure	
	re 42. Encryption command structure	
	re 43. Encryption Context structure	
	re 44. Typical use of descriptors for a command that requires encryption	

# hi fn.

Figure 45. Read RAM command structure	
Figure 46. Write RAM command structure	5
Figure 47. Result structures	5
Figure 48. Base Result Structure	5
Figure 49. Compression Result Structure	
Figure 50. MAC Result Structure	
Figure 51. Encryption Result Structure	
Figure 52. Context memory modes	
Figure 53. Context RAM memory usage in single-size modes	)
Figure 54. Multi-size mode example	)
Figure 55. Multi-size mode memory allocation algorithm	
Figure 56. Number of Sessions in Multi-size mode	
Figure 57. Security Engine Data register	
Figure 58. Security Engine Control register	
Figure 59. Security Engine Interrupt Status register	
Figure 60. Security Engine Configuration register	
Figure 61. Security Engine Interrupt Enable register	
Figure 62. Security Engine Status register	
Figure 63. Security Engine FIFO Status register	
Figure 64. Security Engine FIFO Configuration register	
Figure 65. Security Engine Command Ring Address register	
Figure 66. Security Engine Source Ring Address register	
Figure 67. Security Engine Result Ring Address register	
Figure 68. Security Engine Dest Ring Address register	
Figure 69. Security Engine Status and Control register	
Figure 70. Security Engine Interrupt Enable register	5
Figure 71. Security Engine DMA Config register	
Figure 72. PCI Address "OR" mask register	1
Figure 73. PCI Interrupt register	3
Figure 74. PCI Interrupt Enable register	3
Figure 75. MIPS Interrupt register	)
Figure 76. MIPS Interrupt Mask register	)
Figure 77. RNG Enable register	)
Figure 78. RNG Config register	
Figure 79. Decoding of the first prescaler field	l
Figure 80. RNG Data register	
Figure 81. RNG Status register	
Figure 82. MIPS SDRAM1 Address register	
Figure 83. MIPS SDRAM2 Address register	
Figure 84. MIPS Group 1 Address register	
Figure 85. MIPS Group 0 Address register	
Figure 86. MIPS PCI1 Address register	
Figure 87. MIPS PCI2 Address register	
Figure 88. MIPS PCI1 Translation register	
Figure 89. MIPS PCI2 Translation register	
Figure 90. MIPS Config register	
Figure 91. MIPS Reset register	
Figure 92. Revision Number register	)
Figure 93. EEPROM data register	
Figure 94. GPDMA1 Source Address register	
Figure 95. GPDMA1 Source Address register	
Figure 96. GPDMA1 Dest Address register	
Figure 97. GPDMA2 Dest Address register.       102         Figure 98. GPDMA1_2 Arbitration register       103	
	,

# hi fn<sub>®</sub>

Figure 99. GPDMA1_2 Config register	
Figure 100. GPDMA1_2 Status register	
Figure 101. GPDMA1_2 Interrupt Enable register	
Figure 102. PCI BAR0 Shadow register	109
Figure 103. PCI BAR1 Shadow register	109
Figure 104. PCI BAR2 Shadow register	110
Figure 105. SDRAM Config register	
Figure 106. GPDMA3 Source Address register	111
Figure 107. GPDMA4 Source Address register	111
Figure 108. GPDMA3 Dest Address register	
Figure 109. GPDMA4 Dest Address register	112
Figure 110. GPDMA3_4 Arbitration register	
Figure 111. GPDMA3_4 Config register	
Figure 112. GPDMA3 4 Status register	
Figure 113. GPDMA3_4 Interrupt Enable register	118
Figure 114. Global Status register	
Figure 115. Test-and-Set register	
Figure 116. Pin ordering for NAND Tree	
Figure 117. Recommended operating conditions	
Figure 118. Recommended operating conditions	
Figure 119. DC electrical characteristics	
Figure 120. Test conditions	
Figure 121. MIPS_CLK parameters	125
Figure 122. Package dimensions	
Figure 123. Pin configuration, columns A-N	
Figure 124. Pin configuration, columns P-AF	
Figure 125. Pin configuration, alphabetical	



### Introduction

The Hi/fn® 7811 Security Processor performs network security functions in hardware. Its pipelined architecture allows compression, encryption, and authentication to be performed in a single pass. The 7811 hardware supports the encryption, compression, and authentication algorithms, required for IPSec, PPTP, L2TP, PPP, and others.

The 7811 is used in network servers, routers, and gateways. It accelerates the security functions of virtual private networks, electronic commerce, and secure Web sessions. The 7811's PCI interface allows it to be implemented as an add-in card or on the motherboard.

A 7811-based security subsystem includes a PCI interface, SDRAM memory, and a dedicated microprocessor. Running Hi/fn's security software, such a subsystem handles network security protocols at the packet level, supporting the Internet security protocol (IPSec) in both tunnel and transport modes. The PPP, PPTP, and L2TP transmission protocols are supported in addition to TCP/IP.

#### 1.1 Features

#### **Security Engine**

- Pipelined security engine performs encryption/decryption, compression/ decompression, and authentication
- Supports major security protocols
- Built-in DMA engines handle command and data streams
- Supports 32K simultaneous IPSec sessions
- Optional lock/unlock mode allows manufacturer-selected levels of exportability
- Backward-compatible with the Hi/fn 7751

#### Local CPU Interface

- Glueless CPU interface connects to a 32-bit MIPS microprocessor
- Local CPU works with 7811 to boost performance and offload host CPU
- Dedicated CPU allows sensitive operations to be isolated from the host

#### **SDRAM** Interfaces

- General purpose SDRAM interface supports up to 64 MB and increases performance and reduces PCI bus activity
- Dedicated context memory interface supports up to 64 MB for session contexts
  - Memory can be made inaccessible to the host, enhancing security

#### **PCI Interface**

Bus-mastering 32-bit, 33 MHz PCI interface

#### True Random Number Generator

• On-chip true-random number for public-key cryptography and IV generation

#### **Security Barrier**

- Security barrier features protect security-relevant data items such as keys
- Encryption hardware and memory can be made inaccessible from PCI
- Supports FIPS 140-1, Level 3-compliant security subsystems






Figure 1. System concept

# 1.2 Description

Hi/fn's 7811 is a maximum-performance network security processor, achieving high performance through a pipelined Security Engine, two private memory buses, an attached microprocessor, and four general purpose DMA units. In addition to high performance, the 7811 is designed for high security. When the 7811 is in *protected mode*, encryption keys, session keys, and other security-relevant data items cannot be recovered from the 7811. The 7811 has many additional security features to protect its data and its operation, making it ideal for FIPS 140-1, Level 3-compliant security subsystems. These same features also enhance the security of systems that do not require the stringent FIPS 140-1 Level 3 standards.

The 7811 supports up to 64 MB of SDRAM on each of two local buses. *Context memory* holds session-oriented context information. *GPRAM (general purpose memory)* provides I/O buffering and general purpose storage. The 7811 supports 32768 independent, simultaneous IPSec sessions.

The 7811 is a PCI bus master, controlling data moving into and out of the host system with its four general purpose DMA units. When the host has packets for the 7811 to process, it creates a small DMA command structure and sets a Valid bit. The 7811 transfers the commands and data, processes the packets, and writes the transformed packets and status information back to host memory. The 7811 maintains all security information locally.

An on-chip true-random number generator (RNG) provides random data for use in public-key encryption.

Unless run in 7751 compatibility mode, an attached microprocessor controls the 7811. The processor initializes the 7811, sets up and tears down each security session, controls the 7811's four general purpose DMA engines, performs header processing, and manages the security subsystem in general. The processor adds performance to the security subsystem, reduces host overhead, and allows the



creation of a security barrier, where the security subsystem is isolated from the rest of the system and security information (such as keys) cannot be recovered by the host or an intruder who has gained control of the host. The subsystem generally includes a processor, a boot ROM, and local memory.

Hi/fn provides security software for the 7811, including a complete set of software for the 7811's MIPS processor and interface routines for the host.

With or without the MIPS CPU, the 7811 can run in 7751 compatibility mode, where it functions as an upgraded, higher-performance 7751 security processor.

Part Number	Description
7811-PB3	7811 Network Security Processor

Figure 2. Ordering information



1.3 Block Diagram




Figure 3. Block Diagram of the 7811



Block	Description	See Sections
Security Engine	Pipelined compression, encryption, authentication, and checksum/CRC/LCB engine with internal DMA engines that operate independently from the general purpose DMA engines.	2.2.1, 6
General Purpose DMA Engines (GPDMA1-4)	Four identical DMA engines that transfer commands and data to and from the 7811 subsystem. In protected mode, Only the source registers of GPDMA 1 and the destination registers of GPDMA 4 are accessible to the host; the rest are controlled by the MIPS CPU.	2.2.2
Registers	Configuration, control, and status registers.	2.2.3, 8
Random Number Generator	A hardware random-number generator used in public-key cryptography.	2.2.4
PCI Interface	Bus-mastering 33-MHz/32-bit PCI interface. All features of the 7811 are available to the host through PCI accesses, provided the 7811 is in unprotected mode. In protected mode, very little of the 7811 can be accessed through PCI. In addition to being a bus master, the 7781 is also an efficient PCI target.	2.2.5
Local CPU Interface	Glueless interface to a MIPS processor. All features of the 7811 are available to the MIPS processor through memory- mapped accesses.	2.2.6
EEPROM Interface	Controls an external 93C46 EEPROM containing configuration data, including encryption engine unlock codes that vary according exportability requirements.	2.2.7
General Purpose SDRAM (GPRAM) Interface	Controls external SDRAM containing data buffers, general purpose storage, and, optionally, code for the MIPS processor. (GPRAM is also called "packet SDRAM.") Supports up to 64 MB of SDRAM in the same chip configurations as context SDRAM.	2.2.8
Context SDRAM Interface	Controls external SDRAM containing per-session compression, encryption, and authentication state (such as keys and compression histories). Supports up to 64 MB of SDRAM. Four-bank SDRAM devices in 8Mx8, 16Mx8, 4Mx16, 8Mx16, and 16Mx16 configurations are supported.	0

Figure 4. Functional	units in	the 7811
----------------------	----------	----------



### 1.4 Specification Summary

#### Packet Protocols

- IPSec. The following are supported in both transport and tunnel modes:
  - AH, ESP, AH+ESP, AH+IPPCP, ESP+IPPCP, AH+ESP+IPPCP
    - PPP transforms:
    - CCP, ECP, CCP+ECP
- **PPTP**
- L2TP

#### **Encryption Algorithms**

• DES, 3DES, RC4

#### Authentication Algorithms

• SHA, MD5

#### Compression Algorithms

• LZS, MPPC

#### Performance

- IPSec performance
  - 246 Mbps with 3DES encryption and SHA-1 authentication
  - 100 Mbps with 3DES encryption, SHA-1 authentication, and LZS compression
- Peak Performance is shown below:

Mode	Speed
LZS compression	100 Mbps
LZS decompression	200 Mbps
MPPC compression	80 Mbps
MPPC decompression	200 Mbps
3DES encryption/decryption	252 Mbps
RC4 encryption/decryption	200 Mbps
SHA authentication	301 Mbps
MD5 authentication	376 Mbps

#### Packaging

352-pin TBGA

#### Power

LVTTL CMOS device with 5V-tolerant PCI I/O. Maximum power dissipation is 3.0 watts measured at 3.6V.

The 7811 has a unique power saving feature when the MIPS interface is left unused (When used in the 7751 mode, without the GPRAM and MIPS). Pulling up the pin AD2 (signal TEST1) to VDD will ensure this low power mode. Maximum power dissipation in this mode would be 2.3W measured at 3.6V.



## **Device Architecture**

## 2.1 Data and Control Flow

2

The 7811 has a security core that is based on the 7751 Security processor. Unlike the 7751, however, it is not necessary for the host to issue low-level commands to the Security Engine directly. Instead, the host sends packet streams and high-level commands to the 7811, and the 7811's local MIPS processor performs the header processing required to process the packets and issues the Security Engine commands.

By using a relatively inexpensive local processor, the intelligence of the security subsystem is greatly increased. The advantages of this are much lower host CPU and PCI bus overhead, more efficient utilization of the Security Engine, reduced host software complexity, and the ability to create a security boundary.

In general, the 7811 uses its GPDMA units to move data and command streams from host memory to GPRAM. The MIPS processor executes the commands through a combination of Security Engine commands and software (for example, while compression and encryption are performed entirely in hardware, header manipulation is generally performed in software). The Security Engine generally uses GPRAM for both input and output, as this gives the highest performance. When the security operations are finished, the MIPS processor queues the fully processed packets to be sent by a GPDMA unit to a buffer in host memory. This is normally system memory, but could be a memory-mapped device.

To the host, security subsystems using more than one 7811 look the same as a single-7811 implementation by using the same I/O and control model regardless of the number of 7811's.

# 2.2 Functional Units

#### 2.2.1 Security Engine

The Security Engine is a fully pipelined unit that performs security and compression processing on packets. It encodes by performing compression, encryption, padding, and authentication field generation. It decodes by performing decryption, decompression, depadding, and authentication header testing.

The Security Engine is compatible with the Hi/fn 7751, containing functionally equivalent units and using the same registers, DMA engines, and command structures. Performance, however, has been significantly enhanced, and the memory and PCI interfaces have been merged with the higher-performance 7811 equivalents.

New functionality of the 7811 is controlled by additional registers, generally at higher addresses than those of the 7751.

Figure 5 shows the engine configurations for encoding and decoding.

Authentication and checksum/CRC/LCB processing take place in parallel with other operations.

For details of the operation of the Security Engine, see chapter 7.






Figure 5. Pipeline configurations for encryption and decryption

# 2.2.2 General Purpose DMA Units (GPDMA1-GPDMA4)

The 7811 has four general purpose DMA units, GPDMA1 through GPDMA4. These units move data from one portion of memory and/or PCI address space to another, using 128-byte burst transfers for maximum efficiency.

The units are identical in structure, and in unprotected mode they are interchangeable. In protected mode, however, the host processor only has access to the Source registers of GPDMA1 and the Destination register of GPDMA4, allowing the host to specify little more than the source of data being sent to the 7811 and the destination of data coming out of the 7811.

For more information about the GPDMA units, see chapter 6.

# 2.2.3 Registers

The 7811 contains a variety of internal registers for initialization, status, and test purposes. These registers are partitioned into two groups. Group 0 contains Security Engine registers. Group 1 contains registers from all of the 7811's functional units. When accessed over PCI, each register group occupies 4KB of memory and has its own base address register. Group 0 uses BAR0, while Group 1 uses BAR1. When accessed by the MIPS processor, each register group has a programmable starting address.

In protected mode, most of these registers are inaccessible to PCI, though they are accessible to the MIPS processor.



# Group 0 Registers

Register	Offset	Reference
Security Engine Data	0x00	Figure 57
Security Engine Control	0x04	Figure 58
Security Engine Interrupt Status	0x08	Figure 59
Security Engine Configuration	0x0C	Figure 60
Security Engine Interrupt Enable	0x10	Figure 61
Security Engine Status	0x14	Figure 62
Security Engine FIFO Status	0x18	Figure 63
Security Engine FIFO Configuration	0x1C	Figure 64

## Figure 6. Group 0 registers

## Group 1 Registers

Register	Offset	Description	Ref.
Security Engine	0x0C	Address of the next	Figure 65
Command Ring Address	UXUC	command descriptor.	
Security Engine Source	0x1C	Address of the next	Figure 66
Ring Address	UXIC	source descriptor.	
Security Engine Result	0x2C	Address of the next	Figure 67
Ring Address	0x2C	result descriptor.	
Security Engine Dest	0x3C	Address of the next	Figure 68
Ring Address	UXJC	destination descriptor.	
Security Engine Status		Status and configuration	Figure 69
and Control	0x40	bits for the Security	
		Engine.	
Security Engine Interrupt	0x44	Enables interrupts on	Figure 70
Enable	0444	various conditions.	
Security Engine DMA	0x48	Configures the Security	Figure 71
Configuration	0740	Engine's DMA units.	
		Renders low GPRAM	Figure 72
PCI Address "OR" Mask	0x4C	memory inaccessible to	
		PCI	
PCI Interrupt	0x50	Routes MIPS interrupts	Figure 73
	0400	to the PCI bus	
		Enables the interrupts	Figure 74
PCI Int. Mask	0x54	defined by the PCI	
		Interrupt register	
MIPS Interrupt	0x58	Routes PCI interrupts to	Figure 75
	0.100	the MIPS processor	
		Enables the interrupts	Figure 76
MIPS Int. Mask	0x5C	defined by the MIPS	
		Interrupt register	
RNG Enable	0x60	Enables the random	Figure 77
		number generator	
RNG Config	0x64	Sets RNG parameters	Figure 78
RNG Data	0x68	Random data	Figure 80
RNG Status	0x6C	RNG state information	Figure 81
		Starting address of default	Figure 82
MIPS SDRAM1 Address	0x70	mapping of GPRAM in	
		the MIPS address space.	



7811 Network Security Processor

Register	Offset	Description	Ref.
110510101	Gilber	Starting address of the	Figure 83
	0x74	secondary mapping of	i igui e os
MIPS SDRAM2 Address		GPRAM in the MIPS	
		address space. Used in	
		multi-7811 systems.	
MIPS Group 1 Register		Starting address for the	Figure 84
Address	0x78	Group 1 registers in the	
Address		MIPS address space	
MIPS Group 0 Register		Starting address for the	Figure 85
Address	0x7C	Group 0 registers in the	
11441400		MIPS address space	
MIPS PCI1 Register	0.00	Starting address for PCI-	Figure 86
Address	0x80	mapped accesses in the	
		MIPS address space	F. 07
MIDS DC12 Descistor		Starting address for a	Figure 87
MIPS PCI2 Register Address	0x84	second PCI-mapped region in the MIPS	
Address		address space	
		Upper address bits to	Figure 88
MIPS PCI1 Address		convert a MIPS address	I iguie oo
Translation	0x88	to PCI for the PCI1	
Translation		region	
		Upper address bits to	Figure 89
MIPS PCI2 Address	0.00	convert a MIPS address	8
Translation	0x8C	to PCI for the PCI2	
		region	
		MIPS Config – Big/little	Figure 90
MIPS Config	0x90	endian selection and	
		interrupt mapping	
MIPS Reset	0x94	Reset bits for the MIPS	Figure 91
		processor	
Revision ID	0x98	Silicon revision	Figure 92
EEPROM Data	0x9C	32-bit EEPROM data	Figure 93
GPDMA1 Source Addr.	0xA0	Source Command	Figure 94
		Pointer for GPDMA1.	<b>F</b> : 05
GPDMA2 Source Addr.	0xA4	Source Command	Figure 95
		Pointer for GPDMA2.	Eigene 06
GPDMA1 Dest Addr.	0xA8	Dest command pointer for GPDMA1.	Figure 96
		Dest command pointer	Figure 97
GPDMA2 Dest Addr.	0xAC	for GPDMA2.	Figure 97
		Time-slice control for	Figure 98
GPDMA1 2 Arbitration	0xB0	GPDMA1 and	1 15010 70
	0/100	GPDMA2.	
		Mode config for	Figure 99
GPDMA1 2 Config	0xB4	GPDMA1 and	6
_ 0		GPDMA2.	
CDDMA1 2 States	0	Interrupt status for	Figure
GPDMA1_2 Status	0xB8	GPDMA1 and GPDMA2	100
GPDMA1_2 Interrupt	0xBC	Interrupt enables for	Figure
Enable	UXDC	GPDMA1 and GPDMA2	101



7811 Network Security Processor

Register	Offset	Description	Ref.
PCI BAR0 Shadow	0xC0	Read Only copy of BAR0 (4KB region holding Group 0 registers)	Figure 102
PCI BAR1 Shadow	0xC4	Read Only copy of BAR1. (4KB region holding Group 1 registers)	Figure 103
PCI BAR2 Shadow	0xC8	Read Only copy of BAR2. (Mapped to GPRAM, up to 64 MB in size)	Figure 104
SDRAM Config	0xCC	Read Only copy of SDRAM parameters	Figure 105
GPDMA3 Source Addr.	0xD0	Source Command Pointer for GPDMA3.	Figure 106
GPDMA4 Source Addr.	0xD4	Source Command Pointer for GPDMA4.	Figure 107
GPDMA3 Dest Addr.	0xD8	Dest command pointer for GPDMA3.	Figure 108
GPDMA4 Dest Addr.	0xDC	Dest command pointer for GPDMA4.	Figure 109
GPDMA3_4 Arbitration	0xE0	Time-slice config for GPDMA3 and GPDMA4.	Figure 110
GPDMA3_4 Config	0xE4	Mode config for GPDMA3 and GPDMA4.	Figure 111
GPDMA3_4 Status	0xE8	Interrupt status for GPDMA3 and GPDMA4.	Figure 112
GPDMA3_4 Enable	0xEC	Interrupt enables for GPDMA3 and GPDMA4.	Figure 113
Global Status	0xF0	Engine, DMA, and interrupt status.	Figure 114
Test-and-Set	0xF8	Test-and-Set semaphore register.	Figure 115

Figure 7. Group 1 register summary

#### 2.2.4 Random Number Generator

Public-key cryptography depends on a reliable, high-speed source of random numbers. The 7811 contains a hardware random number generator (RNG) based on internal free-running oscillators whose frequencies drift relative to each other and to the 7811 internal clock. The phase relation of these signals is unpredictable, and this is used to provide a random bit stream. The random bits are mixed cryptographically with internal state derived from previous random bits, updating the internal state. The output mixing function uses this internal state to produce 32-bit random numbers at a programmable rate.

The results are pushed into the *random number FIFO*, which is a 4-element FIFO, 32 bits wide. The FIFO can be read from the RNG Data register.



It is possible to use random numbers more quickly or slowly than they can be generated (hence the FIFO). The Random Number Ready bit in the RNG Status register is set when the random number generator contains at least two random numbers. An interrupt can also be asserted when the Random Number Ready bit is set. If the host underflows the FIFO, the RNG Underflow bit will be set.

On reset, the random number generator is disabled. It must be re-enabled through the RNG Enable register. If the random number FIFO is read while the random number generator is disabled, the result is undefined.

At its maximum speed, the random number generator operates at about 2.8 Mb/s at a 90 MHz clock. For computations refer to Figure 78. RNG Config register.

## 2.2.5 PCI Interface

The PCI interface is a 33 MHz/32-bit PCI bus master designed for maximum-performance DMA transfers.

The PCI interface is generally used by the 7811's four DMA interfaces, with the 7811 as the bus master. GPDMA transfers use 128-byte bursts whenever possible, while the Security Engine DMA units use 64-byte bursts. The 7811 is also an efficient PCI target in situations where the host or another PCI bus master needs to access the 7811's registers or GPRAM. It supports posted writes and a single active delayed read. The 7751-compatible Security Engine is also capable of becoming a PCI bus master.

Three base-address registers are used, BAR0-BAR2. BAR0 and BAR1 are used for register access, while BAR2 provides access to GPRAM. In protected mode, access to registers and memory is restricted. See section 5.1 for the PCI memory map.

The PCI configuration space provides 64 bytes of header information to the host system. All header values have reset defaults. Many can be loaded from the external EEPROM. See section 5.4 for the PCI configuration space mapping and section 5.3 for the EEPROM mapping.

The 7811 can assert PCI interrupts under a variety of conditions, and can also route PCI interrupts to the MIPS processor.

## 2.2.6 Local CPU Interface

The CPU interface connects to an optional external processor that controls the 7811. This 32-bit interface is compatible with specified MIPS processors. From the point of view of the MIPS processor, the 7811 is a memory-mapped slave device.

The local MIPS CPU adds intelligence to the security subsystem, relieving the host of low-level tasks. The local CPU is used by the Hi/fn Security Platform software to create a packet-oriented subsystem. The host hands off input packets and session numbers to the security subsystem, and software running on the MIPS CPU issues the appropriate 7811 commands to process the input packet. It then assembles an output packet from the results and sends it back to the host. This greatly reduces the involvement of the host in the operation of the security subsystem, simplifying the host software and reducing PCI bus traffic.

In addition to packet-oriented processing, the MIPS CPU performs subsystem initialization, session setup, and session tear-down.



The MIPS processor can execute code out of memory on its local bus, GPRAM, or PCI memory. Execution from GPRAM or PCI memory degrades the MIPS and 7811 performance and is not recommended for use in systems requiring very high performance.

The 7811 memory spaces and functional units are mapped into the MIPS memory space through a set of address pointer registers. See section 5.2 for the MIPS memory map.

The MIPS processor can run in either big-endian or little-endian mode. The MIPS\_BIGENDIAN input on the 7811 informs the 7811 of the endianness of the MIPS CPU.

The 7811 supports fast writes and MIPS-style sub-block bursting. These features are controlled by the MIPS\_Config register. See Figure 90.

MIPS interrupts are supported by the 7811. The 7811 can interrupt the MIPS on a variety of user-selectable conditions.

Supported processors are the R4300 and R4310 from NEC, RV4640 and 64V474 from IDT and the RM5230 from QED.

#### 2.2.7 EEPROM Interface

The EEPROM interface allows the storage of PCI configuration information, export-control information, and system setup information in an external 93C46 EEPROM.

#### 2.2.8 GPRAM Interface

The GPRAM interface controls an external 16-bit SDRAM. GPRAM is used for I/O buffering of both incoming and outgoing packet data. The MIPS processor uses it for data memory and can also use it for program memory. GPRAM contains input and output packet buffers, and the Security Engine's Source, Destination, Command, and Result rings. GPRAM has greater bandwidth and lower latency than the PCI bus, allowing the 7811 to run at higher performance with less bus overhead.


Regions of GPRAM can be made inaccessible to the outside world, placing them inside the 7811's security boundary. The 7811 can support GPRAM to the extent of 64MB.


## Big-Endian/Little-Endian Conversion

To support big-endian/little-endian conversion, the 7811 contains five different byte-swapping units. These are shown in Figure 8. Internally, the 7811's Security Engine operates in little-endian mode. The operating principle of 7811 endian-conversion is to store data in GPRAM in little-endian mode, regardless of source. For byte-swapping to occur, the data must flow through a path that includes one of the byte swappers, as show in Figure 8.

The byte swappers are independently controlled, as shown in the diagram. They are affected by register bits, command and descriptor bits, and an input pin, MIPS\_BIGENDIAN. In the case of the GPDMA and Security Engine DMA units, the endianness of data buffers, commands, descriptors, and Write32 transfers are controlled independently.







The byte-swappers do simple endian-conversion. When a byte-swapper is enabled, the order of the bytes within each 32-bit word is reversed. Bits [31:24] become bits [7:0] on output, bits [23:16] become bits [15:8], bits [15:8] become bits [23:16], and bits [7:0] become bits [31:24]. When a byte-swapper is disabled, data passes through unmodified.

## Endianness Override

This affects the MIPS interface. It allows the MIPS processor to access data in either endianness simultaneously, which avoids software byte reordering. The following six registers are affected: SDRAM1 Address, SDRAM2 Address, MIPS Group 1 Address, MIPS Group 0 Address, MIPS PCI1 Address, and MIPS

Page 20



PCI2 Address (Base-1 + 0x70 to Base-1+0x84). Each of these Group-1 registers is affected in the same way. In the production version of the 7811, if bit 0 of any of the above registers is set, then it effectively complements the state of the MIPS\_BIGENDIAN pin for accesses through that register. This provides the ability to utilize a different endianness for each of the six address spaces defined by these registers.

## 2.2.9 Context SDRAM Interface


The context memory interface is another 16-bit SDRAM interface. Context memory contains session context information for the Security Engine. It cannot be accessed directly by the rest of the 7811. The 7811 can support SDRAM to the extent of 64MB.



#### 7811 Network Security Processor

## 3

# **Subsystem Configurations**




#### Figure 9. Elements of a 7811 subsystem



#### 3.1 Subsystem Variants

#### 3.1.1 Typical Subsystem



#### Figure 10. Typical subsystem

A typical 7811 implementation will make use of all the supported features, using the MIPS CPU for local packet processing and a 50 MHz Hi/fn 6500 for publickey encryption. Such a system can also be made FIPS 140-1, Level 3 compliant if operated in protected mode and rendered physically inaccessible to probing (typically by potting it in plastic).

#### 3.1.2 High Performance Subsystem

For maximum performance, two 7811's can be used in the same subsystem, with each serviced by its own MIPS processor. In a two-7811 subsystem, one 7811 is used for incoming packets, and the other for outgoing packets. This is shown in Figure 11. Each 7811 has its own SDRAM and EEPROM interfaces. To the host system, each 7811 is a distinct PCI device, but the host software will see very little difference between single-7811 and multiple-7811 configurations. A 100 MHz Hi/fn 6500 is provided for maximum public-key performance. Like the typical system, the high-performance system can be made FIPS 140-1, Level 3 compliant.








Figure 11. High Performance Subsystem

# 3.1.3 Minimal Subsystem (7751 Compatibility Mode)

A low cost implementation might eliminate the local CPU, GPRAM, and the Hi/fn 6500. Such a subsystem would use the host processor to perform all CPU functions. Without the MIPS CPU, the 7811 operates as an enhanced 7751. That is, it provides the same features as the Hi/fn 7751, with the addition of a random number generator, an increase in the maximum number of sessions to 32768, the use of SDRAM for context memory, and higher engine performance. This subsystem cannot be made FIPS 140-1 Level 3 compliant. This configuration is shown in Figure 12. Greater performance would be obtained if GPRAM were added.

(The Security Engine of the 7811 is compatible with the Hi/fn 7751. This means that 7751 compatibility is not a backwards-compatibility mode that is turned on and off, but an integral feature of the device.)







#### 3.1.4 Protected and Unprotected Modes

When the local MIPS CPU is used, the 7811 has two modes of operation: *unprotected mode* and *protected mode*, controlled by the PROTECT# input signal.

*Unprotected mode*. When running in unprotected mode, the full state of the 7811 is accessible across the PCI bus.

**Protected mode.** The goal of protected mode is to render security-relevant data items inaccessible. Such items include encryption keys, session keys, and access control information. In protected mode, very little of the 7811's state is accessible over PCI. Most of the 7811's registers are completely inaccessible (writes to the registers are ignored; reads return zeroes). By default, the 7811's GPRAM is inaccessible to the host. It can be partially or completely unlocked by the MIPS processor by setting bits [13:12] of the Security Engine DMA Configuration register. The host is left with almost no access to the 7811 except for the ability to tell the 7811 where to find input and output command and data buffers. In short, protected mode gives the 7811 a *security boundary*, a barrier that renders security-relevant data items inaccessible even to software that has gained complete control over the host.

The local MIPS processor retains full access to the 7811 at all times, and serves as a firewall. The software conventions used by Hi/fn are designed with protected mode in mind.

*FIPS Compliance.* The 7811 was designed with FIPS 140-1 Level 3 compliance in mind. FIPS 140-1 is an NIST standard for cryptographic modules. Such compliance requires security measures on a variety of levels, including physical barriers to data theft. While some of these measures depend on the system designer, the 7811 facilitates FIPS 140-1 Level 3 compliance by including all of the necessary circuit-level features.

Protected mode and FIPS 140-1 Level 3 compliance should not be confused with one another.



#### 4

# **Signal Description**

The 7811's signals are listed on the following pages.

If the MIPS processor is not used, the MIPS interface pins should be terminated as shown in Figure 14. If GPRAM is not used, the GPRAM interface pins should be left floating.

Signal	Туре	Polarity	Description		
Context SDRAM Signals					
CADDR[12:0]	Output	-	Context SDRAM multiplexed row/column address output bus.		
CBA[1:0]	Output	-	Context SDRAM bank-select outputs.		
CCAS#	Output	Active-Low	Context SDRAM column-address strobe output.		
CCLK	Output	Rising Edge	Context SDRAM clock output.		
CCS#	Output	Active-Low	Context SDRAM chip-select output		
CDATA[15:0]	I/O	-	Context SDRAM data I/O bus.		
CDQMH	Output	Active-High	Context SDRAM data mask output for bits 15:8.		
CDQML	Output	Active-High	Context SDRAM data mask output for bits 7:0.		
CRAS#	Output	Active-Low	Context SDRAM row-address strobe.		
CWE#	Output	Active-Low	Context SDRAM write enable.		
EEPROM Signals	EEPROM Signals				
EEPROM_CS	Output	Active-High	EEPROM chip select		
EEPROM_DI	Input	Active-High	EEPROM data in		
EEPROM_DO	Output	Active-High	EEPROM data out		
EEPROM_SK	Output	Rising Edge	e EEPROM clock		
MIPS Signals					
MIPS_AD[31:0]	I/O	-	MIPS SysAD bus. Multiplexed 32-bit address/data bus for the MIPS processor.		
MIPS_BIGENDIAN	Input	Active-High	*		
MIPS_CLK	Input	Rising Edge	Clock input. This is the MIPS bus clock. A frequency- doubled clock internally derived from MIPS_CLK drives t Security Engine and the SDRAM interfaces.		
MIPS_CMD[8:0]	I/O	-	MIPS SysCmd bus. Carries command/data identifier code between the MIPS processor and the 7811.		
MIPS_COLDRESET#	Output	Active-Low	MIPS ColdReset output.		
MIPS_EOK#	Output	Active-Low	is capable of accepting a processor request.		
MIPS_EOK_EXT#	Input	Active-Low	MIPS external EOK input. EOK signal for external (non- 7811) accesses.		
MIPS_EREQ#	Output	Active-Low	MIPS EReq output. Asserted when the 7811 is requesting the MIPS interface bus.		



Signal	Туре	Polarity	Description	
MIPS_EVALID#	Output	Active-Low	MIPS EValid output. Asserted when the 7811 is driving a valid address or valid data on the MIPS_SYSAD[31:0] bus	
MIPS_INT[2:0]#	Output	Active-Low	MIPS interrupt bus. Three independent interrupt request pins.	
MIPS_PMASTER#	Input	Active-Low	MIPS PMaster input. Asserted when the MIPS processor is the master on the MIPS bus.	
MIPS_PREQ#	Input	Active-Low	MIPS PReq. Asserted when the MIPS processor is requesting the MIPS bus.	
MIPS_PVALID#	Input	Active-Low	MIPS PValid input. Asserted when the MIPS processor is driving a valid address or valid data onto the MIPS_SYSAD[31:0] bus.	
MIPS_RESET#	Output	Active-Low	MIPS reset output. Initiates a soft reset of the MIPS processor.	
GPRAM Signals				
PADDR[12:0]	Output	-	GPRAM multiplexed row/column address output bus.	
PBA[1:0]	Output	-	GPRAM bank-select outputs.	
PCAS#	Output	Active-Low	GPRAM column-address strobe output.	
PCLK	Output	Rising Edge	GPRAM clock output.	
PCS#	Output	Active-Low	GPRAM chip-select output	
PDATA[15:0]	I/O	-	GPRAM data I/O bus.	
PDQMH	Output	Active-High	GPRAM data mask output for bits 15:8.	
PDQML	Output	Active-High	GPRAM data mask output for bits 7:0.	
PRAS#	Output	Active-Low	GPRAM row-address strobe.	
PWE#	Output	Active-Low	GPRAM write enable.	
PCI Signals	•	•		
PCI_AD[31:0]	I/O	-	PCI address/data bus.	
PCI_CBE[3:0]#	I/O	Active-Low	PCI command/byte-enable bits.	
PCI_CLK	Input	Rising Edge	PCI clock. This clock is completely asynchronous to MIPS_CLK.	
PCI_DEVSEL#	I/O	Active-Low	-	
PCI_FRAME#	I/O	Active-Low	PCI cycle frame.	
PCI_GNT#	Input	Active-Low	PCI bus grant.	
PCI_IDSEL#	Input	Active-Low	PCI initialization device select.	
PCI_INTA#	Open- Drain Output	Active-Low	PCI interrupt request.	
PCI_IRDY#	I/O	Active-Low	PCI initiator ready.	
PCI_LOCK#	I/O	Active-Low	PCI bus lock.	
PCI_PAR	I/O	Active-High	PCI bus parity	



Signal	Туре	Polarity	Description	
PCI_PERR#	I/O	Active-Low	PCI bus parity error.	
PCI_REQ#	Output	Active-Low	PCI bus request.	
PCI_RST#	Input	Active-Low	PCI reset.	
PCI_STOP#	I/O	Active-Low	PCI transfer stop.	
PCI_TRDY#	I/O	Active-Low	PCI target ready.	
PLL Signals				
PLL_AGD	Ground	-	PLL analog ground. Should be isolated from digital ground.	
PLL_DGN	Ground	-	PLL digital ground. Should be connected directly to VSS.	
PLL_DVD	Power	-	PLL digital VDD. Should be connected directly to VDD.	
PLL_VAA	Power	-	PLL analog VDD. Should be isolated from digital VDD.	
Test Signals		1		
TEST_PLLIN0	Input	-	Reserved. Must be pulled down to VSS through a 1 K $\Omega$ resistor	
TEST_PLLIN1	Input	_	Reserved. Must be pulled down to VSS through a 1 K $\Omega$ resistor	
TEST_PLLOUT0	Output	-	PLL lock detect.	
TEST_PLLOUT1	Output		Test output. Maybe left unconnected or brought to a test point	
TEST_PLLOUT2	NC		No function currently	
TEST[2:0]	Input		Reserved. Must be pulled down to VSS through a 1 K $\Omega$ resistor. In low power mode pin TEST[1] must be pulled up to VDD. See section 1.4	
TEST_CLK_[A:D]	Input	-	Reserved. Must be pulled down to VSS through a 1 K $\Omega$ resistor.	
TEST_IN[3:0]	Input	-	Reserved. Must be pulled down to VSS through a 1 K $\Omega$ resisto	
TEST_OUT[3:0]	Output	-	Reserved. Must be left unconnected.	
TEST_SCAN	Input		Reserved. Must be pulled down to VSS through a 1 K $\Omega$ resistor.	
Miscellaneous Signals				
LED_OUT[2:0]#	Output	Active-Low	General purpose outputs, used to drive LED's on the 7811 Evaluation Board. Driven by the LED[2:0] field of the MIPS Reset register.	
MODE[2:1]	Input	-	Operating mode: $00 =$ reserved, $01 =$ reserved, $10 =$ full function, $11 =$ function depends on software unlock codes (used for U.S. export control; see your Hi/fn representative). Use a 1 K $\Omega$ resistor to pull up or down.	
NC	NC	-	No connection. Must be left unconnected in 7811 designs.	
PROTECT#	Input	Active-Low	Protected/unprotected mode select. Should be tied high or low; the behavior of the 7811 is not guaranteed if PROTECT# changes state during operation.	
VDD	Power	-	3.3V power supply. All VDD pins must be tied together.	
MIPS#	Input	Active-Low	Pulled down for 43xx Series. Pulled up for 46xx Series	
VSS	Ground	-	Ground. All VSS pins must be tied together.	

Figure 13. Signal Description



### 7811 Network Security Processor

SIGNAL	Connection if MIPS is not Populated
MIPS_BIGENDIAN#	VDD
MIPS_CLK#	System Clock
MIPS_COLDRESET#	NC
MIPS_EOK#	NC
MIPS_EOK_EXT#	VDD
MIPS_EREQ#	NC
MIPS_EVALID#	NC
MIPS_INT[2:0]#	NC
MIPS_PMASTER#	VDD
MIPS_PREQ#	VDD
MIPS_PVALID#	VDD
MIPS_RESET#	NC
MIPS_SYSAD[31:0]	VDD
MIPS_SYSCMD[8:0]	VDD

Figure 14. Recommended terminations if MIPS processor is not used



## Memory Maps

The 7811 has several memory spaces:

- The PCI memory space, as seen by the host.
- The MIPS processor memory space, as seen by the MIPS processor.
- The Group 0 register space.
- The Group 1 register space.
- GPRAM.
- Context SDRAM.
- EEPROM.

These spaces interact with each other in different ways:

- PCI is accessible from the MIPS interface and the 7811. The 7811 can act as both an
  initiator and a target of PCI transfers. The 7811 also functions as a bridge between
  the MIPS interface and PCI, allowing the MIPS processor to initiate PCI transfers.
- The MIPS bus is controlled by the MIPS processor. Because the 7811 is a MIPS slave, the 7811 cannot initiate transfers on the MIPS bus. This means that the 7811 cannot act as a bridge for host-initiated transfers between PCI and the MIPS bus. This feature helps maintain the security boundary between the security subsystem and the host.
- The Group 0 and Group 1 registers are accessible from the MIPS interface at all times. The two register groups are fully accessible from PCI if the 7811 is not in protected mode. In protected mode, all the registers that might compromise sensitive information are inaccessible over PCI. Others remain accessible.
- GPRAM is mapped to both the PCI and MIPS address spaces. Its starting address in PCI is given in BAR 2, while its starting address in the MIPS address space is given by the MIPS SDRAM1 Address and MIPS SDRAM2 Address registers.
- Context SDRAM can be read and written only by the Security Engine. Context SDRAM is accessed automatically during security processing by the Security Engine. Block transfers to and from Context memory are also supported as Security Engine commands (Context Memory Read and Context Memory Write). Since the Security Engine is inaccessible to the PCI host in protected mode, this feature does not compromise security.
- The EEPROM is loaded automatically into the 7811 on reset, but is otherwise inaccessible.
- The GPDMA units can operate in either the MIPS or PCI address space. Because the 7811 is a MIPS slave, the MIPS address space is useful only when accessing GPRAM.

## 5.1 PCI Memory Map

The 7811 uses five regions of PCI memory. Three are allocated for PCI target cycles through the Base Address Registers. BAR0 points to the 7811's Group 0 registers, BAR1 points to the Group 1 registers, and BAR2 points to the 7811's GPRAM. The PCI addresses of these three regions are allocated by the PCI host.

The remaining two regions are used by the 7811 as the PCI bus master. These regions are used by the MIPS processor to access PCI (and, as a special case, by the GPDMA units when accessing a MIPS address that happens to be in one of these two regions). These are the MIPS PC11 Translation and MIPS PC12 Translation registers in the 7811. These registers give the starting addresses of two 32 MB target regions in PCI memory space. Reads and writes by the MIPS processor to the PC11 and PC12 regions in the MIPS memory space are translated into reads and writes in the PC11 and PC12 regions in the PC12 memory space.



In secure modes, access to the Group 0 and Group 1 registers from PCI would be disabled. Also, part of the GPRAM would be made inaccessible. SDRAM is protected through two registers: the Security Engine DMA Configuration register and the PCI Address "OR" Mask register.




Figure 15. Usage of PCI memory space by the 7811.

## 5.2 MIPS Memory Map

Six 7811 registers map regions of PCI and 7811 space into the MIPS memory space, as shown in Figure 17. These regions can go anywhere in the MIPS memory space, and are generally mapped by the MIPS processor itself. Bootstrapping means that complete generality is not quite possible – the Group 1 registers must be accessible for the MIPS processor to set the starting addresses for the individual regions. The default address of the Group 1 registers is loaded from EEPROM.

Two PCI regions are mapped into the MIPS memory space, allowing the MIPS processor to issue PCI reads and writes. This is shown in Figure 16.



While the regions correspond closely to the PCI mappings, the sizes of several regions are larger (merely for convenience in hardware implementation), and the GPRAM is mapped twice.




Figure 16. MIPS-to-PCI address decoding






Figure 17. Usage of MIPS memory space by the 7811

# 5.3 EEPROM Memory Map

The 7811 uses an external 93C46 64x16-bit EEPROM to store initialization values for the PCI interface, the SDRAM interface, and the Security Engine. The EEPROM contents are defined in Figure 18. The functionality of the Security Engine may be determined by the use of "unlock codes" in address range 0x13-0x22. Hi/fn can supply information on setting the unlock codes to support differing levels of encryption functionality. This allows customers to have a single design that can be either exportable or non-exportable under U.S. regulations. If the MODE[2:1] bits are 0b10, the unlock codes are ignored, and the chip is fully functional. If they are 0b11, the functionality of the chip is determined by the unlock codes.



Address	Bit Field	Name	Default	PCI Config. Address
00	15:0	PCI Device ID.	0x0007	0x02-0x03
01	15:0	PCI Vendor ID	0x13A3	0x00-0x01
02	15:0	PCI Class Code[23:8]	0x0B40	0x0B-0x0A
03	15:8	PCI Class Code[7:0]	0x00	0x09
03	7:0	PCI Revision ID	0x01	0x08
0.4	15:8	PCI BIST	0x00	0x0F
04	7:0	PCI Header Type	0x00	0x0E
05	15:0	PCI Subsystem ID	0x0000	0x2E-0x2F
06	15:0	PCI Subsystem Vendor ID	0x0000	0x2C-0x2D
07	15:8	PCI Max_Lat	0x00	0x3F
07	7:0	PCI Min_Gnt	0x00	0x3E
0.0	15:8	PCI Interrupt Pin	0x01	0x3D
08	7:0	Reserved: must be set to zero	0x00	
09:0F	15:0	<i>Reserved:</i> must be set to zero	0x00	
		Context SDRAM Config		
	15:11	<i>Reserved:</i> must be set to zero.		
	10:9	<i>Column bits:</i> 00 = 8, 01 = 9, 10 = 10, 11 = reserved		
	8	$T_{RP}$ :(RAS Precharge time)0 = 2 cycles, 1 = 3 cycles		
10	7	$T_{RCD}$ :(RAS activate to command delay) $0 = 2$ cycles, $1 = 3$ cycles		
	6	$T_{RC}$ :(RAS cycle time) 0 = 7 cycles, 1 = 8 cycles		
	5:3	CAS latency: $010 = 2$ cycles, $011 = 3$ cycles		
2:0		<i>Refresh</i> : 000 = 100 MHz, 001 = 80 MHz, 010 = 66 MHz, 011 = 10 MHz, 1xx = reserved		
		GPRAM Config		
	15:11	<i>Reserved:</i> must be set to zero.		
	10:9	<i>Column bits</i> : 00 = 8, 01 = 9, 10 = 10, 11 = reserved		
	8	$T_{RP}$ : 0 = 2 cycles, 1 = 3 cycles		
11	7	$T_{RCD}$ : 0 = 2 cycles, 1 = 3 cycles		
	6	$T_{RC}$ : 0 = 7 cycles, 1 = 8 cycles		
	5:3	CAS latency: $010 = 2$ cycles, $011 = 3$ cycles		
	2:0	<i>Refresh:</i> 000 = 100 MHz, 001 = 80 MHz, 010 = 66 MHz, 011 = 10 MHz, 1xx = reserved		
	15:2	<i>Reserved:</i> must be set to zero.		
12	1:0	<i>GPRAM Memory PCI Window Size (allocated to BAR2):</i> 00=8 MB, 01=16 MB, 10=32 MB, 11=64 MB		
13-22	15:0	Unlock Variables		
23	15:0	MIPS Group 1 Address Register [31:16]		
24	15:0	MIPS SDRAM1 Address Register [31:16]		
25	15:0	EEPROM Data Register[15:0]		
26	15:0	EEPROM Data Register[31:16]		

#### Figure 18. EEPROM memory map

# 5.4 PCI Configuration Space

The 7811 has a bus-mastering PCI interface that supports fast back-to-back transfers. It uses a single PCI interrupt and three base address registers.

BAR0 is a pointer to the Group 0 register space; BAR1 is a pointer to the Group 1 register space, and BAR2 is a pointer to GPRAM. BAR0 and BAR1 are



4 KB in size, while BAR2 is specified by EEPROM word 0x12, and varies between 8 and 64 MB. Registers take precedence over SDRAM, so BAR0 and BAR1 can overlap BAR2.

The PCI configuration space header is shown in Figure 19.

Field	Address	Default Value	Read/Write Access	Loaded from EEPROM?
Device ID	02-03	0x0007	Read	Yes
Vendor ID	00-01	0x13A3	Read	Yes
Status	06-07	0x0280	Read	No
Command	04-05	0x0000	R/W	No
Class Code	09-0B	0x0B4000	Read	Yes
Revision ID	08	0x01	Read	Yes
BIST	0F	0x00	Read	Yes
Header Type	0E	0x00	Read	Yes
Master Lat Timer	0D	0x00	R/W	No
Cacheline Size	0C	0x00	R/W	No
BAR0	10-13	0x000000	R/W	No
BAR1	14-17	0x000000	R/W	No
BAR2	18-1B	0x000000	R/W	No
Subsystem ID	2E-2F	0x0000	Read	Yes
Subsys Vendor ID	2C-2D	0x0000	Read	Yes
Max_Lat	3F	0x00	Read	Yes
Min_Gnt	3E	0x00	Read	Yes
Interrupt Pin	3D	0x01	Read	Yes
Interrupt Line	3C	0x00	R/W	No
Retry Timeout	41	0x80	R/W	No
TRDY Timeout	40	0x00	R/W	No

#### Figure 19. PCI configuration space

Bit	Description	Default	Туре
15	Detect Parity Error	0	Status
14	Signaled System Error	0	Status
13	Received Master Abort Status	0	Status
12	Received Target Abort Status	0	Status
11	Signaled Target Abort Status	0	Status
10:9	Device Select Timing	01	Read Only
8	Data Parity Detected	0	Status
7	Fast Back-to-Back Capable Status Flag	1	Read Only
6	RESERVED	0	Read Only
5	66 MHz-Capable Status Flag	0	Status
4:0	RESERVED	0	Read Only

Figure 20. PCI Status Register



# General Purpose DMA (GPDMA) Units

The 7811 has four general purpose DMA (GPDMA) units, named GPDMA1 through GPDMA4. These are efficient burst-oriented DMA units. They have a flexible command structure that uses command lists in memory. The GPDMA units are used to transfer incoming commands and data from PCI to GPRAM, and outgoing status information and data from GPRAM to PCI. They can also be used as efficient GPRAM-to-GPRAM and PCI-to-PCI transfers.

A typical use of the GPDMA units is shown in Figure 21. In this example, GPDMA1 is used to retrieve the command stream from the PCI host and store them in GPRAM. The MIPS processor interprets the command stream and uses GPDMA2 to fetch the incoming data packets, storing them in GPRAM. The MIPS processor then performs header processing, handing off the security processing to the Security Engine, which uses its own dedicated DMA engines for input and output. Once the Security Engine has finished, the MIPS processor assembles the output packet and uses GPDMA3 to transfer the output data back to the PCI host. GPDMA4 transfers status information.




Figure 21. Application-level GPDMA example

The GPDMA units are controlled by the GPDMA registers and a list of GPDMA commands. A GPDMA command is a 16-byte data structure. Each GPDMA unit has a *Source Command Pointer register* and a *Destination Command Pointer register*. (See section 8.2 for register descriptions.) The Source Command Pointer register points to a list of GPDMA commands defining the data to be copied, while the Destination Command Pointer register points to a list of



GPDMA commands defining where the data is to go. DMA scatter/gather is supported.

The GPDMA command consists of four 32-bit dwords, aligned on 32-bit boundaries. The function of these words varies according to mode.

# 6.1 Data and Message Modes

The GPDMA units work in one of two modes: Data mode and Message mode.

In Data mode, the first eight bytes of the Source command are transferred to the Destination. In addition, the third 32-bit word of the Source command is a pointer to a data buffer, and the fourth 32-bit word contains the length of this buffer. The data buffer is transferred to the Destination as part of the command. Data buffers can be aligned to any byte boundary. They must be at least one byte long.

In Message mode, fifteen of the sixteen command bytes are transferred. The upper byte (bits [31:24]) of the Source Control Word is not transferred. This byte contains the Valid bit and other Destination-specific state information.

Software uses Data mode for transferring packet streams, using the eight bytes of parameter information to identify the session number and other necessary information to identify to software what is to be done with the data. Message mode is used for control streams between the host and the MIPS processor.




Figure 22. GPDMA operation in Message mode






Figure 23. GPDMA operation in Data mode



			1				
	Word 0	Source Parameter 0					
	Word 1	Source Parameter 1					
	Word 2	Source Parameter 2 or Source Data Address					
	Word 3	Source Control					
Field		Description					
	Parameter 0. Transferred to the Dest command structure. If the Write32 bit is set, the						
Source Param 0	32 bits of Src Param 1 are written to the dword-aligned 32-bit address given in Src						
	Param 0. That is, mem[Src Param 0] := Src Param 1.						
	Parameter 1. Transferred to the Dest command structure. If the Write32 bit is set, this						
Source Param 1	field provides the data for a 32-bit write to the address in Src Param 0. That is,						
	mem[Src Param 0] := Src Param 1.						
	If the Jump bit is one, this field is a 32-bit pointer to the next GPDMA command						
Source Param 2	If the Jump b	it is zero: If the GPDMA unit is in Message mode,	this is Source				
	Parameter 2.	In Data mode, this field is a 32-bit pointer to the d	ata to be transferred.				
George Constant	GPDMA uni	t source control parameters. This 32-bit word is div	vided into control				
Source Control	fields, shown	n in Figure 25					

Figure 24. GPDMA Source command structure



		31 24 16 8 0
Src C	Control	Valid Jump Maddr Reserved Reserved Reserved
Field	Bits	Description
Valid	31	If this bit is set, the GPDMA unit assumes that the command structure is valid. Data transfers will begin after both the Source and Destination Valid bits are set. After the transfer has finished, both valid bits are cleared by the GPDMA unit.
Jump	30	If this bit is set, Src Param 2 is used as a 32-bit pointer to the next GPDMA command. If this bit is zero, the next GPDMA command is assumed to being immediately following the current command.
Last	29	In Data mode, this bit is set on the last fragment of the current data stream. In Message mode, this bit is copied from the Source command.
Skip	28	If set, the next GPDMA structure in the list is skipped. Not valid if the Jump bit is set.
Maddr	27	<i>MIPS address.</i> If set, the address in Src Data Address is considered to be a MIPS addresses. Otherwise, it is considered to be a PCI addresses. (The 7811 maintains two address maps, one for the MIPS processor and one for PCI.)
Ovf	26	Overflow. Set by the 7811 if the Dest buffer overflowed on the transfer.
Mask Int	25	<i>Mask Done Interrupt.</i> If set, the Done interrupt will be suppressed. If zero, the Done interrupt behaves as determined by the GPDMA Interrupt Enable register.
Write32	24	<i>Write 32-bit word after transfer.</i> This feature allows a word to be written to a specified address after the transfer is complete. This feature must be enabled in the appropriate Config register (DMA1_2 Config or DMA3_4 Config before use, or the Write32 bit will be ignored. If this condition is met, the 32-bit word in Src Param 1 will be written to the 32-bit address given in Src Param 0. That is, mem[Src Param 0] := Src Param 1. This write occurs after the DMA transfer is complete. This allows user-defined semaphores to be passed to arbitrary dword addresses. Not valid if the Jump bit is set.
Maddr32	23	If set, the address in Src Param 0 is considered to be a MIPS address. Otherwise, it is considered to be a PCI address.
PollRst	22	<i>Poll Timer Reset.</i> In Write32 mode, reset the Security Engine's invalid poll timer at the completion of the command, causing the Security Engine to poll for new commands immediately.
SrcBE	21	<i>Source Data Big-Endian.</i> If set to one, the data in the source buffer is big-endian. Setting this bit to 1 however does not affect data stored in the GPRAM. If zero, it is little-endian. Only valid in Data mode; reserved in Message mode.
Write32BE	20	<i>Write32 Data Big-Endian.</i> If set to one, the data in Source Parameter 1 is big- endian. Setting this bit to 1 however does not affect data stored in the GPRAM. If zero, it is little-endian. Valid only in Data mode; reserved in Message mode.
NoInvalid	19	<i>No Invalidation Cycle.</i> If set to one, the GPDMA unit will not invalidate the Source Command when the command has completed (the Valid bit will not be set to zero; in fact, no write will be made to the Source Command at all). If zero, it will invalidate the command as usual.
Reserved	18:16	Passed to Dest GPDMA command in Message mode. No operation in Data mode.
Bytecount	15:0	If the GPDMA unit is in Data mode, this gives the number of bytes to transfer, starting at the address in Src Param 2. Otherwise, this field is transferred to the Dest command structure but is not interpreted. Bytecount must be nonzero for the command to be executed. That is, in Data mode the GPDMA unit treats Bytecount $= 0$ as being equivalent to Valid $= 0$ .

Figure 25. Bit fields in the Source Control word



	Word 0	Dest. Parameter 0	
	Word 1	Dest. Parameter 1	
	Word 2	Dest. Parameter 2 or Dest. Data Address	
	Word 3	Dest. Control	
Field		Description	
Dest Param 0	Dest Parameter 0. Th	e GPDMA unit copies Source Para	meter 0 to Dest Parameter 0.
Dest Param 1	Dest Parameter 1. Th	e GPDMA unit copies Source Para	meter 1 to Dest Parameter 1.
Dest Param 2		<i>ta Address</i> . If the GPDMA unit is in 2. In Data mode, this field is a 32-b	0 11
Dest Control	GPDMA unit destinat shown in Figure 27.	tion control parameters. This 32-bit	word is divided into fields,

Figure 26. GPDMA Dest Command structure



De	st Contro	31 25 16 8 0 <u>pilepine dispersion</u> Reserved Bytecount
Field	Bits	Description
Valid	31	If this bit is set, the GPDMA unit assumes that the command structure is valid. Data transfers will begin after both the Source and Destination Valid bits are set. After the transfer has finished, both valid bits are cleared by the GPDMA unit.
Jump	30	If this bit is set, Src Param 2 is used as a 32-bit pointer to the next GPDMA command. If this bit is zero, the next GPDMA command is assumed to being immediately following the current command.
Last	29	If this bit is set, it indicates that this is the last fragment of the current data stream.
Skip	28	If set, the next GPDMA structure in the list is skipped. Not valid if the Jump bit is set.
Maddr	27	<i>MIPS address.</i> If set, the address in Dest Data Address is considered to be MIPS addresses. Otherwise, it are considered to be a PCI addresses. (The 7811 maintains two address maps, one for the MIPS processor and one for PCI.)
Ovf	26	Overflow. If set, the Dest buffer overflowed while this command was being executed.
Mask Int	25	<i>Mask Done Interrupt.</i> If set, the Done interrupt will be suppressed. If zero, the Done interrupt behaves as determined by the GPDMA Interrupt Enable register.
NoInvalid	24	<i>No Invalidation Cycle.</i> If this bit is set to one, disable the invalidation cycle at the end of the command. The Valid bit will not be cleared; in fact, no write to the command will take place. If this bit is set to zero, invalidation takes place normally.
Reserved	23:22	Passed from the GPDMA Source command structure in Message mode. Reserved in Data mode.
DestDataBE	21	<i>Dest Data Big-Endian</i> . If this bit is set, the Dest Data Buffer is in big-endian format. Setting this bit to 1 however does not affect data stored in the GPRAM. If zero, the data is little-endian.
Reserved	20:16	Passed from the GPDMA Source command structure in Message mode. Reserved in Data mode.
Bytecount	15:0	In Data mode, this field must be initialized to the maximum size of the data buffer, in bytes. When the transfer is complete, the GPDMA unit overwrites this field with the size of the data transferred, in bytes. Bytecount must be nonzero for the command to be executed. That is, in Data mode the GPDMA unit treats Bytecount = 0 as being equivalent to Valid $= 0In Message mode, this field is a copy of the corresponding Source Control bits.$

### Figure 27. Bit fields in the Dest Control word

## 6.2 Handshaking

The Valid bit in the fourth dword provides handshaking for the transfer. The GPDMA unit waits for the Valid bits to be set on both the Source and Destination command structures. Once both bits are set, the GPDMA unit copies the Source command structure to the Destination, overwriting part of the Destination command structure. If the GPDMA unit is in Data mode, the GPDMA unit copies the data pointed to by the address pointer in the source command structure. It then writes it to the buffer pointed to by the address pointer in the destination command structure.



## 6.3 Scatter/Gather

The GPDMA units support scatter/gather DMA:

- Fragmented source data can be gathered and written to a single Dest buffer.
  - Fragmented source data can be gathered and scattered to multiple Dest buffers.
- Non-fragmented source data can be written to a single Dest buffer.
- Non-fragmented source data can be scattered to multiple Dest buffers.

Scatter/gather behavior is controlled by the Last command bit, which is part of every command's Control Word, and by the Software Last configuration bits in the GPDMA1\_2 and GPDMA3\_4 Config registers (see Figure 99 and Figure 111). Each GPDMA unit has its own Software Last configuration bit.

### 6.3.1 Last Command Bit

The Last bit indicates that the current command is the last command of the data transfer. On Source commands, the Last bit always indicates the final fragment of a data transfer. For example, a transfer that is split into two fragments would be transferred with two Source commands. The Last bit would be zero on the first command, and one on the second command. When transferring non-fragmented data, the Last bit is set on every Source command.

On the Dest side, usage of the Last bit can be somewhat more complicated, depending on the hardware and software requirements of the host system and the 7811 software running on the MIPS processor. If fragmentation can be avoided on the Dest side (by allocating non-fragmented buffers that can contain the largest packet), then the Dest side is simple. When a Source command has the Last bit set, the Dest side will finish its current command and advance to its next command. When a Source data stream is fragmented, as indicated by a series of commands with the Last bit clear, the Dest side treats this as a single command, putting the data into a single buffer and advancing to the next command after finishing the last Source command.

It's important to realize that there is no one-to-one command correspondence. A stream of ten Source commands might use only one Dest command. With fragmentation on the Dest side, a single Source command might require several Dest commands. The configuration of one side is not visible to the other; that is, one does not have to know how the Source side is set up in order to set up the Dest side, or vice versa. Configuration revolves around satisfying the local fragmentation requirements of the host side for both incoming and outgoing data, and also for the MIPS processor.

### 6.3.2 Software Last Register Bit

If the SW\_Last (Software Last) bit in the GPDMA Config register is zero (hardware-controlled Last), the Dest side operates as follows: If the current Dest buffer overflows, the GPDMA unit clears the Valid and Last bits in the current Dest command. It then advances to the next Dest command and begins writing to this new command's data buffer. This continues until a Source command is encountered with its Last bit set. When the final data is written, the final Dest buffer has its Valid bit reset and its Last bit set. The GPDMA unit ignores the initial state of the Dest-side Last bits. In other words, the GPDMA unit uses as many Dest command and Dest data buffers as necessary to store the Source data stream up until a Source Last bit is seen.



If the SW\_Last bit is set to one (software-controlled Last), the Dest side uses a more rigid command allocation. This is useful in Windows NT, for example, where the OS might respond to a request to allocate a 1500-byte buffer by returning a fragmented buffer with 1024 bytes in the first fragment and 476 in the second. As far as Windows NT is concerned, this is one buffer, and the 7811 has to treat it as such when writing data.


The mechanism is to use one Dest command per buffer fragment, with the Last bit set on the final fragment, and the bytecount fields set to the sizes dictated by the OS. The GPDMA unit will write the first 1024 bytes to the first data buffer, then write the last 476 bytes to the second buffer.

Because the commands are tied closely to individual buffers, the GPDMA unit cannot advance to a third command if the second buffer overflows (for instance, if the Source data had 1520 bytes when only 1500 were allocated in the two Dest commands). Instead, the GPDMA unit discards any leftover data and sets the Overflow bit in both the current Source and Dest commands (and optionally asserts an interrupt). Processing continues with the next command.

The contents of the Dest buffer are undefined, though it is guaranteed that the GPDMA unit will not write beyond the end of the buffer (it may not write anything at all).



# 6.4 Data Mode Example



### Figure 28. GPDMA example

Figure 28 gives an example of a GPDMA unit at work. For simplicity, this example involves no fragmentation. The GPDMA1 Source Command Pointer register points to a list of three GPDMA source commands. The first two



commands specify data buffers for the unit to transfer. The last command has its Jump bit set, indicating that it contains an address pointing to a non-contiguous command. In this case, it points to the starting address of the first buffer. This type of buffer arrangement is called a *command ring*.

The GPDMA Dest command pointer register points to a list of destination commands. In this case, there are also three commands, the first two of which define data buffers. These commands are not organized into a ring. The third command is a dummy command with its Valid bit set to zero. The GPDMA will process the first two Dest commands and then wait for the third command's Valid bit to be set. Software on the Dest side will presumably write a new address to the Dest Command Pointer once it has processed the first two buffers.

While both sides have the same number of data buffers, this is not true in general. In many cases, one side of the transfer will be managed by the host, while the other will be managed by the MIPS CPU. Neither will be aware of how many data buffers have been allocated by the other, or how many commands are in the command ring on the other side.

For the purposes of this example, we will assume that the host is creating the Source commands and data, which are in host memory, while the MIPS processor is managing the Dest commands and data in GPRAM.

The sequence of operations is as follows:

- 1. On the host (Source) side, the host software initializes its command ring. The most important operations are the creation of the third command, which contains the jump back to the first command, and writing zeroes to the Valid bits of the first two commands. The host writes the address of the first command to the GPDMA1 Source Command Pointer register.
- 2. On the 7811 (Destination) side, the MIPS processor initializes the Dest command list and writes the address of the first command to the GPDMA1 Dest command pointer register. Since the data buffers pointed to by the commands are not being used, the commands' Valid bits can be set.
- 3. Once the command structures and address registers are initialized, it is safe to start the GPDMA unit (in this example, we use GPDMA1). The MIPS processor sets the GPDMA1 Active bit in the GPDMA1\_2 Config register. (In unprotected mode, the host can set the bit, but it is only accessible to the MIPS processor in protected mode.)
- 4. At this point the GPDMA1 unit is completely set up, but the Source commands are dummy commands with their Valid bits clear.
- 5. When the host has data it wants to send to the 7811, it updates the first command. In the example, there are 0x14 bytes of data at address 0x40000. The host writes the Source Data Address word and the byte count to the Bytecount field.
- 6. The Source Param 0 and Source Param 1 words are used to pass information to the software that will use the data. For example, Source Param 0 might contain the session number of the data, and Source Param 1 might contain processing parameters. These values are not interpreted by the 7811.
- 7. The host sets the Valid bit as part of its write to the last word of the command. This activates the command.



- 8. The GPDMA unit polls the Valid bits at a programmable rate. When it sees that both Valid bits are set, the transfer begins. It transfers the first two words of the command from Source to Destination. It reads the Source Data Address and Source Bytecount parameters and uses them to copy the data buffer from Source to Destination. The Dest Data Address points to the target buffer, and the Dest Bytecount parameter gives the maximum size of the buffer.
- 9. When the copy is complete, the GPDMA unit zeroes the Valid bits on both Source and Destination and updates the Dest Bytecount to reflect the number of bytes transferred. The Dest Overflow bit is set if a buffer overflow took place.
- 10. Once the transfer is complete, the GPDMA unit executes the next command. Commands are assumed to be arranged linearly in memory unless a Jump command is encountered. In that case the next command is at the Jump address, or if the Skip bit is set on the current command, which causes the next command to be ignored.

In Message mode, operation is very similar, except that the Source/Dest Data Address field becomes Source Param 2. Fifteen of the sixteen command bytes are transferred, but no data buffers are transferred. Control flow is the same as in data mode.

# 6.5 GPDMA Arbitration and Polling

Each GPDMA unit has a time-slice value that indicates the maximum amount of time that it can remain in control of the bus. This is set in the GPDMA1\_2 and GPDMA3\_4 Arbitration registers. Possible values range from 0 cycles to 1 M engine cycles, in increments of 16 cycles. When this timeout occurs, the GPDMA unit relinquishes the bus after the completion of its current command.

A GPDMA unit that has not been enabled does not have a time-slice.

Valid bits are tested by polling. Polling takes place during a GPDMA unit's time-slice. The frequency of polling is determined by two values: the Poll Timer and the Invalid Poll Timer. Both time-slice values occur in the GPDMA1\_2 and GPDMA3\_4 Config registers. Values for the Poll Timer range from 0 to 496 engine cycles. The Poll Timer is used the first time a Source or Dest command is polled. If the Valid bit is set, subsequent polling is set by either the Poll Timer or the Invalid Poll Timer, whichever gives the greatest interval. The Invalid Poll Timer's range is 256-2048 engine cycles. This two-timer mechanism allows a new command to be examined right away, while reducing the polling frequency while waiting for the current command to become valid.


When a GPDMA unit becomes idle, either due to detecting a zero Valid bit or because it is waiting for a polling interval to expire, it relinquishes its time slice.

The Poll Timer is shared between two GPDMA units (GPDMA 1 and 2, GPDMA 3 and 4). The Invalid Poll Timer is specified separately for each GPDMA unit.



# The Security Engine

The Security Engine is a pipelined compression/encryption unit with its own Source and Destination DMA units. Where there are a few configuration registers, most of the operation of the Security Engine is controlled on a percommand basis through the command stream that is read by the Source DMA unit.



#### Figure 29. Security engine block diagram

Command and data flow is controlled by four data structures called *descriptors*. A descriptor is analogous to a GPDMA command. Like GPDMA commands, descriptors can be arranged into lists, often with the Jump bit set in the final descriptor in the list. This creates a *descriptor ring*. (The terminology for the Security Engine refers to descriptor lists as "rings," regardless of whether the last descriptor contains a jump to the first.)

There are four descriptor rings: Command, Source Data, Destination Data, and Results. Each has its own data format.

The rings in turn point to memory buffers containing the actual commands, source data, destination data, and results.

# 7.1 Operation

In protected mode, the Security Engine is controlled solely by the MIPS processor. Even if hostile software gains control of the host, the host will not be able to control the Security Engine. The PCI host cannot send data to the Security Engine directly. Instead, the host sends a command stream to the MIPS processor using one of the GPDMA units. The MIPS processor services these commands by copying the data stream to GPRAM using a GPDMA unit, then executing the appropriate Security Engine commands. Finally, the MIPS processor sends the results back to the host through another GPDMA unit.

The advantages of this system are:

- A security barrier is made possible.
- Host software is both simpler and more general; the host software doesn't need to deal with the details of the Security Engine hardware.
- Host CPU loading is minimized.
- The number of PCI transfers is minimized, as header processing and multi-pass processing is done from GPRAM, not over PCI.
- Performance is increased.

The Security Engine is controlled by only a few registers: an address register for each of the four descriptor rings, a configuration register, a status/control register, and an interrupt register. Most of the Security Engine's operation is controlled by the descriptors.

DMA operation is similar to that of the GPDMA units. The CPU (either the host processor or the MIPS processor) creates descriptors and data buffers. The Valid bit of the Security Engine descriptors is analogous to those in GPDMA commands, indicating whether the descriptor is ready to use. The Last bit also works in a way similar to that of the GPDMA unit.

While similar to GPDMA commands, Security Engine descriptors have significant differences. Message mode and Write32 mode are not supported. The GPDMA units can be used for any block-transfer task, while the Security Engine descriptors move data only into and out of the Security Engine.

Command setup and execution works as follows:

- 1. The CPU writes source commands to command buffers and source data to data buffers. Fragmentation is allowed.
- 2. The CPU initializes command and source data descriptors that point to the command and source data buffers. Fragmentation is handled through the use of multiple command and source descriptors (one per fragment). The Last bit in each descriptor indicates the fragmentation status. If the Last bit is zero, there is an additional fragment following the current descriptor. If the Last bit is one, this is the final fragment. The Valid bit is set on each descriptor as the last step of initialization.
- 3. The CPU creates "empty" dest data and results descriptors. An empty descriptor has its pointers initialized to point to available buffers and its



bytecount field set to the length of each buffer. Fragmentation is controlled by the Destination Last bit is initialized according to the same rules used in the GPDMA engines. The descriptors have their Valid bits set as the last step in each descriptor's initialization.

- 4. The four address registers (Security Engine Source Address, Command Address, Result Address, and Destination Address registers) are initialized to point to the first descriptor in each descriptor ring.
- The Security Engine is enabled by writing 0b10 to each of the four Ring Control fields in the Security Engine Status and Control register. See Figure 69.

Once operation has begun, the Security Engine will use and invalidate descriptors automatically. Because the Security Engine clears the Valid bits on descriptors when it finishes with them, there is no danger of it re-executing commands when it jumps to the first descriptor in the descriptor ring. The CPU re-uses descriptors by reinitializing them and setting the Valid bit as the last step of initialization.

Interrupts can be enabled on a variety of conditions, using the Security Engine Interrupt Enable Register. These interrupts can be attached to either PCI or the MIPS processor, according to the setting of the MIPS Config register.

On the input side, the Security Engine consumes a source data descriptor for every command, even if the command has no associated source data. On the output side, Dest Data and Result descriptors are used only as needed.

*Note:* For historical reasons, Security Engine command and data structures are represented as a series of 16-bit words. The Security Engine's DMA units transfer them as 32-bit dwords, however. The mapping between 16-bit and 32-bit representations of these data structures is as follows:




Figure 30. Mapping between 16-bit and 32-bit representations of the Security Engine's commands and descriptors

## 7.1.1 Data Alignment

All input to the Security Engine can be aligned arbitrarily on any byte boundary. All output of the Security Engine must be aligned to a 32-bit boundary. This means that the software handling the Security Engine's output must be careful to align result descriptors, result buffers, dest data descriptors, and dest data buffers to 32-bit boundaries.



# 7.1.2 Address Mapping

The descriptors have a MIPSaddr bit to indicate that the descriptor's address pointer refers to a MIPS address. This allows MIPS-based software to use native MIPS addresses when programming Security Engine commands. Similarly, software running on the PCI host can use PCI addresses.

Because the 7811 is a PCI master, the Security Engine can access memory across the PCI bus in addition to GPRAM. Because the 7811 is a MIPS slave, the Security Engine cannot access memory devices over the MIPS bus.

# 7.2 Registers

Register	Offset	Reference
Security Engine Data	0x00	Figure 57
Security Engine Control	0x04	Figure 58
Security Engine Interrupt Status	0x08	Figure 59
Security Engine Configuration	0x0C	Figure 60
Security Engine Interrupt Enable	0x10	Figure 61
Security Engine Status	0x14	Figure 62
Security Engine FIFO Status	0x18	Figure 63
Security Engine FIFO Configuration	0x1C	Figure 64

Figure 31. Se	ecurity Engine	registers in the	Group 0 register space	e
			oroup orograter spat	

Register	Offset	Description	Reference
Security Engine Command Ring Address	0x0C	Address of the next command descriptor.	Figure 65
Security Engine Source Ring Address	0x1C	Address of the next source descriptor.	Figure 66
Security Engine Result Ring Address	0x2C	Address of the next result descriptor.	Figure 67
Security Engine Dest Ring Address	0x3C	Address of the next destination descriptor.	Figure 68
Security Engine Status and Control	0x40	Status and configuration bits for the Security Engine.	Figure 69
Security Engine Interrupt Enable	0x44	Enables interrupts on various conditions.	Figure 70
DMA Configuration	0x48	Configures the Security Engine's DMA units.	Figure 71
Note: For a complete listing of th	e Group 1 r	egisters, see Figure 7.	

Figure 32. Security Engine registers in the Group 1 register space



# 7.3 Descriptors

Valid Jump Last Last	28 27 26 25 24	23 22 21 20 19 18 17 16 <b>CEDP VSCIII</b> <b>UB reserved</b>	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Command Length						
	Ľ ŽŽ	<   ≡   Command Point	er/Jump Pointer						
Word	Bit Field		Description						
	31	indicate that the comm sets the Valid bit back Security Engine also co Length field is zero and	<i>Valid.</i> The software creating the descriptor sets the Valid bit to one to indicate that the command is complete and ready to be processed. The 7811 sets the Valid bit back to zero when it is done with the descriptor. The Security Engine also considers the descriptor to be invalid if the Command Length field is zero and the Jump bit is not set. The Security Engine polls the descriptor periodically to determine if it has become valid.						
	30	<i>Jump.</i> If set to one, the next word in the descriptor contains the address of the next descriptor. This address is loaded into the Security Engine Command Ring Address							
	29	<i>Last.</i> If set to one, this descriptor points to the last (or only) fragment of a command.							
	28:26	Reserved. Must be set to zero.							
0	25	Mask Done. If set to on the Security Engine Sta	ne, inhibit the setting of the Command Done bit in atus/Control register.						
	24	<i>NoInvalid.</i> The Valid bit will not be set to zero when the command has completed.							
	23	<i>Add32</i> . Increment the descriptor pointer by 32 bytes (instead of eight bytes).							
	22	MIPSaddr. The Command/Jump Pointer is a MIPS address.							
	21	<i>BE</i> . The command buffer is in big-endian format. **							
	20:16	Reserved. Must be set to zero.							
	15:0	<i>Command length.</i> Length (in bytes) of the command structure pointed to by the command pointer. The command descriptor is not valid until this field i non-zero, unless the Jump bit is set.							
1	31:0		<i>p pointer.</i> A 32-bit pointer to the command.						

# 7.3.1 Command Descriptor

### Description

The Command descriptor contains bit fields that control descriptor ring operation, a pointer to a command, and the length of the command. If the Jump bit is set, the pointer is a jump address (pointing to the next descriptor), not a command address.

\*\* Setting this bit to 1 has no effect on data stored in the GPRAM. It only affects data in the PCI memory space.

Figure 33. Command descriptor



Valid Jump Last	rsrvd Mskdne Nolnvld	Add32 MIPSadr BF	reserved	Source Length						
	- <u>2</u> 2	<sup>4</sup>  Σ	Source Poin	ter/Jump Pointer						
Word	Bit Field			Description						
	31	indica sets th Secur Lengt	te that the descr ne Valid bit back ity Engine also h field is zero a	reating the descriptor sets the Valid bit to one to riptor is complete and ready to be processed. The 78 c to zero when it is done with the descriptor. The considers the descriptor to be invalid if the Source nd the Jump bit is not set. The Security Engine polls cally to determine if it has become valid.						
	30	the ne	<i>Jump.</i> If set to one, the next word in the descriptor contains the address of the next descriptor. This address is loaded into the Security Engine Source Ring Address							
	29		<i>Last.</i> If set to one, this descriptor points to the last (or only) fragment of a source buffer.							
0	28:26	Reser	wed. Must be se	t to zero.						
0	25			one, inhibit the setting of the Source Done bit in the us/Control register.						
	24	NoInv comp		bit will not be set to zero when the command has						
	23		<i>Add32</i> . Increment the descriptor pointer by 32 bytes (instead of eight bytes).							
	22		MIPSaddr. The Source/Jump Pointer is a MIPS address.							
	21			r is in big-endian format. **						
	20:16	Reser	Reserved. Must be set to zero.							
	15:0	sourc	<i>Source length</i> . Length (in bytes) of the source structure pointed to by the source pointer. The descriptor is not valid until this field is non-zero, unless the Jump bit is set.							
1	31:0	Sourc	e pointer/Jump	<i>pointer</i> . A 32-bit pointer to the source buffer.						

### 7.3.2 Source Descriptor

The Source descriptor is identical in format to the Command descriptor. It contains bit fields that control descriptor ring operation, a pointer to a source data buffer, and the length of the data. If the Jump bit is set, the pointer is a jump address, not a data address.

\*\* Setting this bit to 1 has no effect on data stored in the GPRAM. It only affects data in the PCI memory space.

Figure 34. Source descriptor



Valid Jump Last	Over Over Irsrvd Mskdne Nolnvld	Top     Ha     reserved     Dest Data Length     00						
		Dest Data Pointer/Jump Pointer 00						
Word	Bit Field	Description						
	31	<i>Valid.</i> The software creating the descriptor sets the Valid bit to one to indicate that the descriptor is complete and ready to be processed. The 7811 sets the Valid bit back to zero when it is done with the descriptor. The Security Engine also considers the descriptor to be invalid if the Dest Data Length field is zero and the Jump bit is not set. The Security Engine polls the descriptor periodically to determine if it has become valid.						
-	30	<i>Jump.</i> If set to one, the next word in the descriptor contains the address of the next descriptor. This address is loaded into the Security Engine Dest Ring Address						
	29	<i>Last.</i> If set to one, this descriptor points to the last (or only) fragment of a Dest buffer.						
	28	Reserved. Must be set to zero.						
	27	<i>Overflow.</i> If set, one of the buffers associated with the current command overflowed.						
0	26	<i>Reserved</i> . Must be set to zero.						
	25	<i>Mask Done</i> . If set to one, inhibit the setting of the Dest Done bit in the Security Engine Status/Control register.						
	24	<i>NoInvalid.</i> The Valid bit will not be set to zero when the command has completed.						
	23	<i>Add32</i> . Increment the descriptor pointer by 32 bytes (instead of eight bytes).						
	22	MIPSaddr. The Dest/Jump Pointer is a MIPS address.						
	21	BE. The Dest buffer is in big-endian format. **						
	20:16	Reserved. Must be set to zero.						
	15:0	<i>Dest length.</i> Length (in bytes) of the Dest data pointed to by the Dest Data Pointer. Unless the Jump bit is set, this field must be non-zero. The host initializes this field to the buffer size in bytes. This size must be a multiple of four bytes. The Security Engine updates it with the actual length, in bytes, of the data placed in the buffer.						
1	31:0	Source pointer/Jump pointer. A 32-bit pointer to the dest buffer.						

### 7.3.3 Destination Descriptor

The Dest descriptor contains bit fields that control descriptor ring operation, a pointer to a dest data buffer, and the length of the data. If the Jump bit is set, the pointer is a jump address, not a data address. The descriptor and the dest data buffer must both be aligned to 32-bit boundaries, and the length of the dest data buffer must be initialized by the hosts to a multiple of four bytes.

\*\* Setting this bit to 1 has no effect on data stored in the GPRAM. It only affects data in the PCI memory space.

Figure 35. Dest descriptor



31 30 29 2	28 27	26	25	24	. <b>3.</b>	22	21	20 19 18 17 16	• 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0			
Valid Jump Last	Over	Dst Ovf	Mskdne	NoInvld	Add32	MIPSadr	BE	reserved	Result Length	00			
								Result Pointer/Jur	np Pointer	00			
Word	B	Bit F	Fiel	d					Description				
	3	1			Valid. The software creating the descriptor sets the Valid bit to one to indicate that the descriptor is complete and ready to be processed. The 781' sets the Valid bit back to zero when it is done with the descriptor. The Security Engine also considers the descriptor to be invalid if the Result Length field is zero and the Jump bit is not set. The Security Engine polls the descriptor periodically to determine if it has become valid.								
30					<i>Jump.</i> If set to one, the next word in the descriptor contains the address of the next descriptor. This address is loaded into the Security Engine Dest Ring Address								
		2	9			<i>Last.</i> If set to one, this descriptor points to the last (or only) fragment of a Dest buffer.							
		28					Reserved. Must be set to zero.						
		2	7			<i>Overflow.</i> If set, one of the buffers associated with the current command overflowed.							
0		2	6			<i>Dest Overflow.</i> If set to one, one of the Dest descriptors overflowed. (Copied from bit [27] of the Dest descriptor.)							
		2	5			<i>Mask Done</i> . If set to one, inhibit the setting of the Result Done bit in the Security Engine Status/Control register.							
		2			<i>NoInvalid.</i> The Valid bit will not be set to zero when the command has completed.								
	23					<i>Add32</i> . Increment the descriptor pointer by 32 bytes (instead of eight bytes).							
		2	2						t/Jump Pointer is a MIPS address.				
		2							is in big-endian format. **				
		20:	16					ved. Must be set					
15:0						<i>Result length.</i> Length (in bytes) of the Result data pointed to by the Result Pointer, in bytes. Unless the Jump bit is set, this field must be non-zero. The host initializes this field to dest buffer size in bytes. This size must be a multiple of four bytes. The Security Engine updates it with the actual length of the data placed in the buffer.							
1		31	:0			Res	ult	pointer/Jump p	pointer. A 32-bit pointer to the result.				
escription													
									descriptor ring operation, a pointer to a Resul et, the pointer is a jump address, not a data ad				

### 7.3.4 Result Descriptor

The Result descriptor contains bit fields that control descriptor ring operation, a pointer to a Result data buffer, and the length of the data. If the Jump bit is set, the pointer is a jump address, not a data address. The descriptor and the result buffer must both be aligned to 32-bit boundaries, and the length of the result buffer must be initialized by the host to a multiple of four bytes.

\*\* Setting this bit to 1 has no effect on data stored in the GPRAM. It only affects data in the PCI memory space.


Figure 36. Result descriptor



# 7.4 Encode/Decode Command Structures

The Encode command performs encryption, compression, or both. The decode command performs decryption, decompression, or both. In addition, authentication (MAC) and padding can be performed.

Each of the four steps (encryption/decryption, compression/decompression, padding, and MAC) are specified in separate data structures, which specify the command completely. These structures follow a *base command structure* in the following order: compression, pad, MAC, encrypt. If a stage is not used, its command structure must be omitted from the command. In addition, an *encryption context structure* may follow the rest if the MAC or encryption command structures called for new keys or a new IV.



### Figure 37. Command structures

The data to be used for the command is specified separately, in the Source Data descriptor. The compression history, session keys, and authentication data are stored in the context RAM, which is indexed by the *session number* parameter in the Base Command structure.



### 7.4.1 Base Command Structure

• •	Comman	d	Reserved	Encrypt	MAC	Pad	Comp	Reserved	Dest Align	Session Number[14:12]	lgnore Dest Cnt	
1	Total Source Cnt (D17-D16)					1		Session N	umber[11:0]		oin	
2	(017-010)	(D	17-010)			т	otal Source C	ount (D15-D0)				
3							Total Dest Co	. ,				
efer to 1 <b>6-bit</b>	Figure 30 f Bit	or ma	pping b	etwee	n 16 c	ind 32	1	presentation				
Vord	Field							Description	n			
	15:13							ommand to Reserved	execute. 0=E	Encode, 1=Decod	e,	
	12	Reser	ved. M	ust be	set to	zero.	·					
	11	Encry	<i>pt</i> . If s	et to o	ne, en	able t	he enci	yption/deci	yption unit.	If zero, it is disat	oled.	
	10								zero, it is disa			
	9								zero, it is dis			
0	8	<i>Compress.</i> If one, the compression/decompression unit is enabled. If zero, it is disabled.										
	7:6		ved. M									
	5:4	<i>Dest Align.</i> Specifies the number (0-3) of garbage bytes to emit before the start of the Dest data stream. These bytes are counted in the Dest Count.										
	3:1	<i>Session Number</i> [14:12]. Upper bits of the session number. The lower bits are in word 1. Setting bit 3 to 1 indicates the use of IPPCP. Hence max sessions is now 32K.										
	0	<i>Ignore Dest Count.</i> If set to one, do not terminate the command when the Total Dest Count decrements to zero. Set to zero for normal operation.										
	15:14	<i>Total Source Count[17:16]</i> . Upper two bits of the Total Source Count.										
1	13:12								Fotal Dest Co			
1	11:0							ificant 12 b context.	its of the sess	sion number. Use	d for	
2	15:0	skipp proce	ed by tl ssed, ai	ne Sou nd whe	irce A en the	lign fi coun	ield. Tł	is count is	decremented	lata, plus any byt for each source terminated (if the	byte	
3	15:0	Source Count bit is zero). <i>Total Dest Count[15:0].</i> The length in bytes of the Dest data, plus any bytes skipped by the Dest Align field. This count is decremented for each Dest byte produced, and when the count reaches zero, the command is terminated (if the Ignore Dest Count b is zero).										

The Encode and Decode commands start with the Base Command structure, followed by the command structures for all enabled stages: Encryption, MAC, Pad, and Compress. If a stage is disabled, its command structure must not be present. A command must be at least sixteen bytes long (counting the eight bytes of the Base Command Structure), and should be padded with zeroes as necessary to guarantee this. For example, a command that consists of only the Base Command and Pad Command structure would be 12 bytes long, and would require four bytes of zeroes after the Pad Command structure.

Figure 38. Base command structure



# 7.4.2 Compress Command Structure

Order in memory	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
¥ 0	Comp Source (D17-D16)	Cnt			0	b00000100	)				Clear Hist	Update History	Strip 0/ Restart	reserved	MPPC
1						Comp	Header C	ount (D1	5-D0)			1			
2						Comp	Source C	ount (D1	5-D0)						
3							reser	ved							
Refer to H	Figure 30	for map	ping be	etweer	n 16 a	nd 32 i	oit rep	resent	tations	5					
16-bit	Bit						]	Descri	iption						
Word	Field	Comp	Source	Cour	+[17.	161 Hi			-		rce co	unt S	ee the	descri	intion
	15:14	of wor			u[1/.	<i>10</i> ]. III	gii-on		5 01 ti	ic sou		Junt. 5		uesen	iption
	13:5	Reserv													
		Clear I													
		compre session			ompr	ession	begins	s. If ze	ero, us	e the	histor	y store	ed as p	part of	the
	4	1) Th	e Clea	r Hist	tory b	it has t	be s	et on a	ıll stat	eless	comp	ression	n and		
		de	compre	ession	com	mands.	If not	set, tl	nere is	the p	ossib			rupt or	-
0						posing									
						on the	1 <sup>ss</sup> pac	ket in	the st	atefu	l com	pressio	on and	l	
			compre							. 10					
	2	Update													
	3	but pas update												on nist	ory is
	2	Strip 0			-				_			ipresse	л.		
	1	Reserv					/ ••• • •••	5 1401							
		MPPC					algoi	ithm.	If one	. MP	PC is	used.	[f zero	. LZS	is
	0	used.			··· r					,				,	
1	15:0	Comp	Header	r Coui	nt[15:	:0]. Sel	ects tl	ne nun	nber o	f byte	es of h	neader	data t	o pass	
1	13:0	through	h the u	nit un	modif	fied.									<u>.</u>
		Comp											After	passin	g
		through	h the b	ytes sj	pecifi	ed in th	e Cor	npress	sed He	eader	Coun	t, the			
		compre													
2	15:0	Source													
		bytes, t													
		Comm			·		-		-					-	
		compre LZS m												mpres	sing i
3	15:0	Reserv						the ut	comp	10350	u uată	i su cal	11.		
		neserv	cu. 1910	51 00	501 10	2010.									
Descrip	otion														
The Com	press con	mand st	ructure	e tells	the co	ompres	sion/d	ecom	pressi	on un	it whi	ch ope	eration	n to ner	form
and which															
In decom															
decompre															
compress															
End Mark	er is enco	ountered	during	g LZS	decor										
the Comp	Source (	Counter)	are dis	carde	d.										

## Figure 39. Compress command structure



### Strip 0/Restart

This bit has two functions, depending on the compression algorithm selected.

*LZS mode*. In LZS mode, setting this bit enables the "Strip 0" mode of the LZS compression format.

In MPPC mode (the MPPC bit is set to one), this bit is known as the RESTART bit, and is used to implement the "restart" function of the MPPC protocol.

Enabling the Strip 0 feature generally reduces the size of the compressed data stream by one byte. If this bit is set to one on a Compress operation, the last byte of compressed data is eliminated if the value of this last byte is zero. Based on the LZS format, this last byte is always part of the End Marker and will be zero approximately 88% of the time. If the last byte is eliminated, it will not be counted by the Dest Counter. If padding is enabled, then Strip 0 should not be used.

On a Decompress operation, a zero is inserted in the source compressed data stream just before the check field, or at the end of the compressed data stream if there is no check field. The inserted byte will not be counted by the Source Counter.

If the Strip 0 mode is enabled during a Decompress operation, the 7751 must know the exact number of source bytes so that it can insert the zero at the correct location in the data stream. The pad length must contain the exact number of padding bytes.

Many data communication standards define this feature as an option. However, this mode is incompatible with the ANSI X3.241-1994 compression format standard.

The Strip 0 bit cannot be set if decompressing with the padding processing unit disabled.

*MPPC Mode*. In MPPC mode, this bit, if set to one, tells the decompression engine to move the data to the front of the compression history, as specified in the MPPC protocol. During a compression operation, the processing unit automatically moves the data to the beginning of the history buffer as required, so the RESTART bit must be set to zero.



# 7.4.3 Pad Command Structure

Order in memory	15 14 Pad Source Cou	13	12	11 10	9	8 7	6	5 4	3	2	1 0
¥ º	Pad Source Cou (D17-D16)	nt Pad Count Mode	reserved	Pad L	ength			reserved			Pad Algorthm
1					Pad So	urce Count (D15	-D0)				
-											
•		for map	ping b	etween 16 a	and 32 bi	t represe	ntation	5			
16-bit Word	Bit Field						ription				
	15:14	Pad Sa word 1		Count[17:16 w.	6]. High-o	order bit	s of the	source co	ount. See	the c	lescription of
	13	last by counte the las The Pa	te proo r of the t heade ad Hea	<i>lode</i> . If set t cessed by the e previous u er byte, as se der Count is ommand str	e previou nit. If ze et by the s initializ	is proces ro, the P Pad Hea	sing un ad Sour der Cou	it, as dete ce Count unt field, l	ermined b er starts o has been	by the decre passe	e source menting afte ed through.
	12			ust be set to							
	11:8			Adjusts the ing, padding							
	7:2	Reserv	ed. M	ust be set to	zero.						
0	1:0	specifi Mode of The va examp Mode The fin increm Mode of bytes a increm Mode	es the 0. The llue of le, if s 1. The rst pad ented. 2. The ure inso ented. 3. The	padding uni erted, the fir	de, as de it inserts ill be equ re added, it inserts set to on it inserts st will ha	fined be 1-8 byte hal to the each wo 1-8 byte e, and th 0-7 byte two field	low: s to ma numbe ould hav s to ma e value s to ma ue of or ds. The	ke the tot or of bytes ve a value ke the tot of each s ke the tot ne, and su first is 0-	al length added n of five. al length ubsequent al length bsequent 7 bytes, a	a mu ninus a mu nt byt a mu t byte as in 1	altiple of 8. one. For altiple of 8. te is altiple of 8. 1 s are
1	15:0	Pad Se passes proces proces	burce ( throug ses by sed, or	<i>Count[15:0]</i> gh header by tes equal to the last byt processing u	. The nur tes in a v Pad Sour e as defin	nber of a way detence Count ned by th	source t rmined t. Once ne Total	bytes to provide the particular by the Particular Particular Design (1997) by the Particular by the pa	rocess. T d Count ce Coun Count has	The pa Mod t byte s beer	e bit, then es have beer processed,
Descrip	tion										
During en nany prof		he padd	ing un	it rounds ou	t data fie	lds to a 1	nodulo	eight leng	gth, whic	ch is r	equired by

### Figure 40. Pad command structure



## 7.4.4 MAC Command Structure

Order memo	ry <sup>18</sup>		13	12	11	10	9		7	6	5	4	3	2	1	0
<b>V</b> 0	MAG	Source Cnt D17-D16)	MAC Count Mode	reserved	New Key	reserved	MAC Positi	on re	served	Insert MAC	MAC Result	Truncate MAC	MAC	Mode	MAC Algo	orithm
1							MAC Hea	ler Cou	int (D15	-D0)						
2							MAC Sou	ce Cou	int (D15	-D0)						
3								reserve	ed							
		30 for 1	nappi	ng bet	ween	16 ana	32 bit re									
ord	Field	MAC	Sour	Cou	n+[17	161 1	ligh-orde		escrip		uroa	ount T	The lo	wor o	rdor hit	a oro
	15:14	word		e Cou	<i>m</i> [17.	10]. 1	iigii-oiue	I DIL	5 01 1	ne so	uice c	ount. I	ne io	wei-u		s are i
		MAC	Coun				ne, the M									
	13						cessing u									
	10						nter beg			he las	st head	der byte	e has	been	passed t	hroug
_	12			Must b			eader Co	unt I	ieia.							
	11						key is to	he s	unnli	ed in	the F	nervnti	on Co	ntevt	structu	re
_	10			Must b			2	00 5	иррп	cu m	the L	nerypti		лисл	siluciu	10.
_	10						C in rela	tion	to th	e oth	er pro	cessing	units	as fo	ollows.	
							n and pac			e oun	or pro-	eessing	, unite	, 40 1	5110 115.	
	9:8						l encrypt		-							
							ncode, b		deci	yptio	n on c	lecode.				
		1	1: Re	served												
	7	Reser	ved. N	Must b	e set t	o zero	•									
0		Inser	t MAC	C. For	encode	e oper	ations, th	s bit	, if s	et, ind	dicate	s that a	MAG	C is to	be inse	erted i
0	6						IAC is in									
	0						ne data st			comp	bared	to the c	calcul	ated M	ИАС. Т	he res
_							ompare s									
	5						o one, th									
_	-						alculated									
	4						et to one,									
	4			bytes 6 byte:			ped. If ze	ro, ti	ne M	AC w	ill be	full-lei	ngth,	which	1 1S 20 b	ytes f
_				2			ИАС оре	ratio	<b>n</b> 00	falla						
			00: HN			s the r	MAC ope	atio	11, as	10110	w5.					
					C (Va	lid on	ly if the I	/D5	MA	C alg	orithn	n is sele	ected	The	SHA	
	3:2		1.00				n may no									
		1	0: Ha	sh onl		5										
				served												
	1.0	MAC	Algor	ithm.	Deterr	nines	the MAC	has	ning	algor	ithm,	as follo	ows:			
	1:0						Reserved		_	-						
1	15:0	MAC	Head	er Coi	<i>unt</i> . Tl	ne nun	nber of S	ource	e byt	es to :	skip b	efore N	AAC ]	proce	ssing be	egins.
1	15.0			-			AC Coun									
2	15:0						east-signi									gives
						,	process	befo	re res	sumin	ig pas	s-throu	gh op	eratic	m.	
3	15:0	Reser	ved. N	Must b	e set t	o zero										
Descri	ption															
MAG		vulatas aut	hanticat	tion cod	es on th	e data s	tream. Dur					1 1	1.4.13	LLC .	1 .	4 1

#### Figure 41. Mac command structure



### 7.4.5 Encryption Command Structure

Order in memory	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>↓</b> ₀	Encrypt Sourc Cnt (D17-D16)	Encrypt Count Mode	New IV	New Key		reser	ved		Clear Encrypt Context	reserved	Encrypt	Mode	reserved	Encrypt	Algorithm		
1						Encryp	t Header	Count (D1						I			
2						Encryp	t Source	Count (D	15-D0)								
3							rese	rved									
L																	
	Figure 30	for map	oping	betwee	en 16 a	and 32	bit re	eprese	entatio	ns							
16-bit	Bit							Desc	criptio	n							
Word	Field	Г		<u> </u>	. [ ]	7 1(1	TT: . 1.		-								
	15:14			irce Co			<u> </u>							0 /1	1 (		
				unt Mo											ounter		
	13														ounter oyte has		
														uuert	ryte nus		
			been passed through, as determined by the Encrypt Header Count field. <i>New IV.</i> If set to one, a new DES/3DES encryption initialization vector (IV) is to be supplied in the Encryption Context structure. Only valid for DES and 3DES, and the														
	10																
	12	only v	vhen t	he enc	ryptio	n mod	e is C	BC, C	CFB, o	or OFB	. In al	l othe	er case	s, this	bit must		
		be zer															
	11	New H	Key. If	set to	one, a	new k	ey is	to be	suppli	ed in t	he Enc	rypti	ion Co	ntext			
0		struct															
	10:7			lust be													
	6			vption													
	6			nory. T													
	5			in the Iust be			s dit i	s set t	lo zero	, conte	ext is u	puate	ed non	nany.			
	5						valid	lonly	for DI	FS and		l It n	nust ha	a cot ti	o 0b00		
	4:3			The end													
	2			lust be					202	, •1 0		0 01			12.		
	1.0			Algori			ines t	he en	cryptic	on algo	orithm,	as fo	ollows				
	1:0			S, 01=													
1	15:0			Heade													
1	15.0			begins.													
_															Count.		
2	15:0			he nun	iber of	t sourc	e byt	es to j	proces	s befor	re resu	ming	, pass-	throug	şh		
3	15:0	operat		lust be	aat ta										-		
3	15:0	Keser	vea. N	iust be	set to	zero.											

#### Figure 42. Encryption command structure

### 7.4.6 Encryption Context Structure

If the encryption command calls for a new key, MAC key, or IV, this must be provided to the Security Engine. The data takes the form of an *Encryption Context Structure*, with the format described in Figure 29.


Due to a peculiarity of the Security Engine, the Encryption Context can be placed in either a command buffer or a data buffer. It is either appended to the command or pre-pended to the data

In the command case, the Encryption Context structure can be considered to be another command structure, one that follows the usual command structures. It can be physically appended to the command in the same command buffer or



(more typically), it will be placed in its own command buffer as the last segment of a multi-descriptor command. See Figure 44.

The data case is similar, but the Encryption Context precedes the Source Data stream instead of following it.



of these fields, it must be omitted.

#### Figure 43. Encryption Context structure




Figure 44. Typical use of descriptors for a command that requires encryption context



# 7.5 Read RAM/Write RAM Command Structures

The Security Engine can read and write the Context RAM using the Read RAM and Write RAM commands, with opcodes of 2 and 3, respectively.

The Read RAM and Write RAM commands are not needed in ordinary operation; they are used for debugging and RAM diagnostics.



Command	Buffer Cont	ents														
_	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	Command (02 fo	r Read RAM)							Reserved							
1	Reserved	Total Dest Cr	nt (D17-D16)	Reserved					Start A	ddress (A24	-A14)					
Source Dat	ta Buffer Co	ntents														
0	Reserved						S	art Addres	s (A13-A0)							
1						1	Fotal Dest. C	Count (D15-	D0)							
Refer to F	igure 30	for map	ping b	etweer	1 16 an	nd 32	bit rep	oresen	tation	s						
16-bit	Bit							Descr	iptior							
Word	Field							Desci	iptioi	L						
Commana	l Buffer															
0	15:13	Comm														
0	12:0	Disabl	e Dest	FIFO	. If set	to on	e, all l	Dest d	lata is	discar	ded. It	f zero,	norm	al ope	ration.	
	15:14	Reserv	ed. M	ust be	set to z	zero.										
	13:12	Total L	Dest Co	ount[1	7:16].	High	-order	bits o	of the '	Fotal E	Dest C	ount.				
1	11	Reserv	ed. M	ust be	set to z	zero.										
	10:0	Start A which			-	gh-ord	ler bits	s of th	e addı	ess wi	thin th	ne Coi	ntext F	RAM f	rom	
Source Do	ata Buffer															
	15:14	Reserv	ed. M	ust be	set to z	zero.										-
0	13:0	Start A Addres bits at bits.	s spec	cifies th	ne addı	ress ir	116-b	it wor	ds. Si	nce the	e Cont	ext R	AM is	acces	sed 16	
1	15:0	<i>Total L</i> length		-	-							,			;	

#### Description

The Read RAM command reads a block of data from the Context RAM. Unlike other commands, the Read RAM command has its command structure split, with the first 32 bits in the Command Buffer and the last 32 bits in the Source Data Buffer. This is due to the fact that in the Read RAM command there is no data that is sent to the engines through the source descriptor. The Command Buffer must be padded to 16 bytes with zeroes.

For bits [13:0] of command 0 of the Source Data Buffer, if it was required to read address 0x800000, the value that needs to be programmed into the respective Start Address fields of the Read RAM command structure needs to be: 0x800000 >> 1 = 0x400000. Failure to do this will result in accessing every other entry and thus only half the CRAM is actually available.

It must be noted that the Dest Count is in bytes and the address is a 16 bit address. If we intended to read 8 bytes from location 0x100 we would need to set the Dest Count to 8 (bytes) and the address would be 0x100 shifted right once i.e. 0x80.

Figure 45. Read RAM command structure



### 7.5.2 Write RAM Command Structure

Order in memory	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>↓</b> 0	Commar	nd (03 for W	/rite RAM)							reserved						
1	Total Sor (D17-	urce Cnt D16)		reserved						Start A	Address (A2	4-A14)				
2							То	tal Source (	Count (D15-I	00)						
3	rese	rved							Start Addre	ss (A13-A0)						
• Refer to H	Figure	30 fo	r mapp	oing b	etweer	1 16 ar	ıd 32	bit rep	oresent	ations	7					
16-bit	Bi	it		~				Î	Dece							
Word	Fie	ld							Desc	riptio	1					
0	15:	13	Comm	and o	pcode	. The o	opcod	e for V	Vrite F	RAM i	s 3 (01	<b>b</b> 011).				
	12	:0	Reser	ved. M	lust be	e set to	zero.									
	15:	14	Total S	Source	e Cour	nt[17:1	'6]. H	igh-or	der bi	ts of th	ne Tota	ıl Sour	ce Co	unt.		
1	13:	11	Reser	ved. M	lust be	e set to	zero.									
1	10	:0	Start A which		-	-	•	der bi	ts of th	ne add	ress w	ithin tl	he Co	ntext ]	RAM 1	to
2	15	:0				-	-					he Tot ist be z		arce C	ount (	the
	15:	14	Reser	ved. M	lust be	e set to	zero.									
3	13	:0			-	-						ress, w addres				s to

#### Description

The Write RAM command takes a block of data from the Source Data buffer and writes it to Context RAM. The command must be padded to 16 bytes with zeroes.

It must be noted that the Source Count is in bytes and the address is a 16 bit address. If we intended to write 8 bytes in location 0x100 we would need to set the source count to 8 (bytes) and the address would be 0x100 shifted right once i.e 0x80.

#### Figure 46. Write RAM command structure

### 7.6 Source Structures

The Source Data structure is a byte stream containing source data for the Security Engine.


### 7.7 Dest Structures

The Destination Data structure is a byte stream containing the output of the Security Engine. It will be aligned to a 32-bit boundary and will be padded to a multiple of 32 bits wide. The number of valid bytes is given in the Total Dest Count field of the Base Result structure.

### 7.8 Result Structures

Like the Command structure, the Result structure starts with a Base structure and is followed by structures for the enabled units. The order of appearance is: Base, Compression, MAC, and Encryption. If the unit is not enabled, its Result structure is not present. The Base Result structure is present even if no units were enabled.





## Figure 47. Result structures



Order in memory	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>↓</b> 0		Res	erved			Dest Overrun				Res	erved				
1	Total Source (D17-D16)	Cnt Total I (D1)	Dest Cnt 7-D16)						Rese	rved					
2						Total	Source (	Count (D15	-D0)						
3						Tota	l Dest Co	ount (D15-	00)						
Refer to 1	- Č	for map	ping b	etween	16 a	nd 32 b	oit rep	resente	ations						
16-bit Word	Bit Field						]	Descri	ption						
	15:10	Reserv													
0	9	the TO		T COUN	т fiel	set wh d of the									ied in
	8:0	Reserv	ved												
	15:14	Total S	Source	Count	[17:1	6]. Upp	per tw	o bits	of the	Total	Source	e Cour	nt.		
1	13:12	Total I	Dest Co	ount[1]	7:16]	. Upper	two	bits of	the To	otal De	est Co	unt.			
	11:0	Reserv	ved												
2	15:0		FIFO.	It will		<i>]</i> . Will ecrement					1	<i>2</i> 1			
3	15:0	destina		FO. It	will n	Will de ot decre fer.									
Descrij	otion														
The Base result stru stage is d	ictures. In	n order o	f appea	arance	, thes	e are: E	Base, O	Compr							

#### Figure 48. Base Result Structure



# 7.8.2 Compression Result Structure

Order in memory	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>↓</b> • Γ			LCE	3						Reserved			Restart	End Marker	Source Nonzero
1							CR	с							
Refer to F	Tioure 30	for man	nino he	otween	16 a	nd 32 I	nit ren	røsønt	ation	2					
16-bit Word	Bit Field	jor map	ping be		<i>i</i> 10 u	14 52 0	<u> </u>	Descri							
	15:8	compr field is the con	<i>LCB</i> . The side of	this is only if . The	s the S f the c LCB i	Source compres is initia	data. I ssion/o lized	For de decom to 0xF	comp press F, and	ression ion uni d each	i, this i it was	is the the the	Dest d ily ena	ata. T bled u	ınit in
	7:3	Reserv													
0	2	the fro	<i>t</i> . In MI nt of th ned for	e com	press	ion cor	ntext.								
	1	was en	<i>arker</i> . I counter ecompr	red in	the S	ource d	lata st	ream.	If zer	o, no E	End Ma	arker			
	0	Source	Nonze	ro. W	hen se	et to on	e, this	bit in	dicate				nd was	termi	nated
1	15:0	CRC. T data, u	The 16- sing the zed to (	bit Cl e equa	RC of ation >	the co	mman	d. The	e CRC	is per t of eac	forme ch con	d on th nmand	he unc l, the (	ompre CRC is	essed S
Descrip	tion														
The Comp	pression l	Result S	tructure	e retur	ns inf	ormati	on abo	out co	mpres	sion/de	ecomp	ressio	on oper	rations	5.

Figure 49. Compression Result Structure



## 7.8.3 MAC Result Structure

Order in memory	15 14	13	12 1*	10	9	8	7	6	5	4	3	2	1	0
<b>↓</b> • Γ					Rese	erved							Miscom- pare	Source Nonzero
1						Rese	rved							
2 to <i>n</i> +2					MAC <i>(n</i> 16-	bit words, v	ith <i>n</i> one of	{0,6,8,10}						
Refer to F	igure 30	for map	ping betw	een 16 a	nd 32	bit rep	resent	ations	1					
16-bit Word	Bit Field					]	Descri	ption						
woru	15:2	Reserv	ad					_						
0	1	Miscor miscor	<i>npare</i> . Va npare (aut were the s	thenticat	0				,					ded
	0	before	<i>Nonzero.</i> the MAC curity Eng	Source	Counte	er reac								
1	15:0	Reserv	ed.											
2 to <i>n</i> +2	15:0	algorit the MA	The result hm, the M AC Comm vise, the N	IAC Res	ult bit, icture).	and th If the	ne MA MAC	C Tru Resu	ncate l lt bit is	bit (all	of wh	ich ai	re field	ls in
Descrip	tion													
The MAC	Result S	Structure	returns ir	formatio	on abou	ut MA	C ope	rations	5.					

## Figure 50. MAC Result Structure

# 7.8.4 Encryption Result Structure

Order in memory	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>↓</b> • <b>Γ</b>		Reserved				Pad Count					Reserved				Source Nonzero
1							Rese	rved							
-															
Refer to F	igure 30	for mapp	oing b	etweer	16 a	nd 32 k	oit rep	resent	ations						
16-bit	Bit						1	Descri	ntion						
Word	Field						1	Jesch	puon						
	15:11	Reserve	ed.												
	10:8	Pad Co	<i>unt</i> . T	he nu	mber (	of byte	s of p	adding	addeo	1 by th	e pad	ding e	ngine.		
0	7:1	Reserve	ed												
	0	Source	Nonze	ero. W	hen se	et to on	e, this	s bit in	dicate	s that t	the co	mman	d was	termi	nated
	0	before	the En	crypti	on So	urce Co	ounter	reach	ed zer	0.					
1	15:0	Reserve	ed.												
Descrip	tion														
The Encry	ption Re	esult Stru	cture 1	eturns	s infor	mation	abou	t encry	ption	operat	ions.				

# Figure 51. Encryption Result Structure



# 7.9 Context RAM Usage

An individual session's context memory requirements depend on the commands used by the session and the algorithms chosen. Encryption and authentication require context memory, as does compression with persistent compression history.

The 7811 has several context memory maps. These are set according to Security Engine Configuration register bits, as shown in Figure 52. All but one of these modes are compatible with the 7751. These modes allocate the same amount of RAM for every session. A new mode, the *multi-size* memory mode, allows both large and small context buffers to be allocated at the same time. The selection of a large or small buffer is based on the session number.

Compression Config.	Encryption Config.	Session Numbers	Description
0	0	0-0x7FFF	Single-History mode. Each session history is 512 bytes. One 32 KB compression history is shared by all sessions
0	1	0-0x7FFF	As above, but session history is 128 bytes.
1	х	0-0x3FFF	Multi-Size Mode, large sessions. Sessions are each 16 KB, starting at address 0 and building up.
1	0	0x4000- 0x7FFF	Multi-Size Mode, small sessions. Sessions are 512 bytes, starting at the highest context memory address and building down.
1	1	0x4000- 0x7FFF	Multi-Size Mode, small sessions. As above, but sessions are 128 bytes.

Figure 52. Context memory modes

### 7.9.1 Single-Size Modes

Context RAM can be configured in one of two modes, depending on the setting of the Compression Configuration bit in the Security Engine Configuration register. The choices are between a compression history that is shared between all sessions, and an independent compression history for each session.

**Stateless :** The single-history option can be used when all sessions are guaranteed to use only stateless compression algorithms. All sessions share a single 32 KB compression history. The incremental per-session context is either 128 or 512 bytes, depending on the setting of the Encryption Configuration bit in the Security Engine Configuration register. The 32 KB context area starts at address 0 in Context RAM, and individual sessions start at 32 KB and work upwards in increments of 128 or 512 bytes. Single-history mode supports 32K sessions.

**Stateful :** The multiple-history option combines encryption and MAC context with compression history in a single 16 KB block. An LZS session uses 16 KB per full-duplex session, while MPPC uses 16 KB per half-duplex session. Session 0 starts at address 0 in Context RAM. As all sessions are 16 KB in size, the address of session n is 16384\*n. The 7811 multiple-history mode can address a total of 16 K sessions. The maximum memory addressing capability of the 7811 being 64MB and each session requiring 16K memory, the maximum number of stateful sessions is only 64MB/16K = 4K sessions.






Figure 53. Context RAM memory usage in single-size modes

# 7.9.2 Multi-size Mode

Multi-size mode allows both stateless and stateful context sessions to be allocated at the same time. If bit 14 of the session number (Base Command Structure) is a '1', a small context buffer is allocated in the upper memory address space. If bit 14 of the session number is a zero, a large buffer is allocated from a low memory address, using the same rules as multiple-history mode. The allocation algorithm is given in Figure 55 and illustrated in Figure 54.

Although the examples assume static memory allocation (that is, memory will be divided between stateless and stateful sessions at system initialization), dynamic allocation can also be used. In this case the MIPS software will have to check to make sure that a new stateless session is not overlapping the memory space of an existing stateful session, or vice versa.




Figure 54. Multi-size mode example

#### 7811 Network Security Processor

\* The Encryption\_Configuration bit in the Security Engine Configuration register sets the size of a "small-context" session: 128 or 512 bytes. \*/ if Security\_Engine\_Configuration.Encryption\_Configuration = 1 SmallSessionSize := 0x80 else SmallSessionSize := 0x200 endif  $^{\prime \star}$  The session number determines whether the session is a small session or a large (16 KB of context memory) session. Large sessions start from address zero and move up; small sessions start at address 0x0000000 and build down. \*/ if SessionNumber[14] = 0 SessionBaseAddress := 0x4000 \* SessionNumber[13:0] else SessionBaseAddress := 0x0000000 - (SessionNumber[13:0] + 1 ) \* SmallSessionSize endif

#### Figure 55. Multi-size mode memory allocation algorithm

Sessions in multi-size mode are allocated as if the system has 64 MB of context RAM. If the context RAM is smaller than 64 MB, the small-context sessions will be aliased into the upper region of context memory.

The example in Figure 56 shows the relationship between context RAM size and the total number of sessions. In this example, LZS compression is assumed. MPPC compression will reduce the number of stateful sessions by a factor of two.

In each case, the available memory is split between stateful sessions and stateless sessions. This provides at least enough room for 16K stateless sessions. Thus, the number of stateless sessions is (in practice) independent of context RAM size.

The number of stateful sessions depends entirely on the amount of installed RAM. One session is dedicated to "stateless" compression history, and the rest are available for use. With memory sizes in the 16MB-64MB range, for the specific case this varies from 894-3966 stateful sessions. With MPPC compression, this number would be halved.



Context Memory (CRAM) size in MBytes	Stateless Context Size in bytes	Number of Stateless Sessions	Stateful Context Size	Number of Stateful Sessions	Total Sessions
16	128 bytes	16K	16 KB	895	17279
10	512 bytes	16K	16 KB	511	16895
32	128 bytes	16K	16 KB	1919	18303
32	512 bytes	16K	16 KB	1535	17919
64	128 bytes	16K	16 KB	3967	20351
04	512 bytes	16K	16 KB	3583	19967

#### **Example:** *Memory size* = 16 *MB*

If the total memory size available is 16 MB, session #0 will occupy the lowest portion of memory and take 16KB. This is used as a scratch pad for the stateless sessions. The stateless sessions grow downwards from the highest memory location and the stateful sessions grow upwards from the lowest memory address. The assumption made in the example shown above is that the maximum number of stateless sessions possible have been allocated (16K). This would leave a total of (16MB-(128\*16K)) = 14MB. Of this 16KB is used as scratch pad for the stateless sessions leaving (14MB-16KB) for stateful sessions. Since the memory required for each stateful session is 16KB there would be a total of 895 sessions. In this specific case a total of 17279 sessions are possible.

Figure 56. Number of Sessions in Multi-size mode



# Registers

# 8.1 Group 0 Registers

8

Figure 1. System concept	
Figure 2. Ordering information	
Figure 3. Block Diagram of the 7811	
Figure 4. Functional units in the 7811	
Figure 5. Pipeline configurations for encryption and decryption	
Figure 6. Group 0 registers	
Figure 7. Group 1 register summary	
Figure 8. Big-endian conversion in the 7811	. 20
Figure 9. Elements of a 7811 subsystem	
Figure 10. Typical subsystem.	
Figure 11. High Performance Subsystem	
Figure 12. Minimal (no CPU) subsystem	
Figure 13. Signal Description	
Figure 14. Recommended terminations if MIPS processor is not used	
Figure 15. Usage of PCI memory space by the 7811	
Figure 16. MIPS-to-PCI address decoding	
Figure 17. Usage of MIPS memory space by the 7811	
Figure 18. EEPROM memory map	
Figure 19. PCI configuration space	
Figure 20. PCI Status Register	
Figure 21. Application-level GPDMA example	
Figure 22. GPDMA operation in Message mode	
Figure 23. GPDMA operation in Data mode	
Figure 24. GPDMA Source command structure	
Figure 25. Bit fields in the Source Control word	
Figure 26. GPDMA Dest Command structure	
Figure 27. Bit fields in the Dest Control word Figure 28. GPDMA example	
Figure 29. Security engine block diagram Figure 30. Mapping between 16-bit and 32-bit representations of the Security	
Engine's commands and descriptors	50
Figure 31. Security Engine registers in the Group 0 register space	
Figure 31. Security Engine registers in the Group 1 register space	
Figure 32. Security Engine registers in the Group Tregister space	
Figure 35. Command descriptor	
Figure 35. Dest descriptor	
Figure 36. Result descriptor	
Figure 37. Command structures	
Figure 38. Base command structure	
Figure 39. Compress command structure	
Figure 40. Pad command structure	
Figure 41. Mac command structure	
Figure 42. Encryption command structure	
Figure 43. Encryption Context structure	
Figure 44. Typical use of descriptors for a command that requires encryption	. 05
context	63
Figure 45. Read RAM command structure	
Figure 45. Write RAM command structure	
Figure 47. Result structures	
Figure 48. Base Result Structure	
1 15010 TO. Dase Result Suldeline	. 00

# hi fn<sub>®</sub>

	(7
Figure 49. Compression Result Structure	
Figure 50. MAC Result Structure	
Figure 51. Encryption Result Structure	
Figure 52. Context memory modes	
Figure 53. Context RAM memory usage in single-size modes	
Figure 54. Multi-size mode example	70
Figure 55. Multi-size mode memory allocation algorithm	
Figure 56. Number of Sessions in Multi-size mode	
Figure 57. Security Engine Data register	74
Figure 58. Security Engine Control register	
Figure 59. Security Engine Interrupt Status register	
Figure 60. Security Engine Configuration register	
Figure 61. Security Engine Interrupt Enable register	
Figure 62. Security Engine Status register	
Figure 63. Security Engine FIFO Status register	80
Figure 64. Security Engine FIFO Configuration register	80
Figure 79. Decoding of the first prescaler field	
Figure 116. Pin ordering for NAND Tree	
Figure 117. Recommended operating conditions	
Figure 118. Recommended operating conditions	
Figure 119. DC electrical characteristics	
Figure 120. Test conditions	
Figure 121. MIPS CLK parameters	
Figure 122. Package dimensions.	
Figure 123. Pin configuration, columns A-N	
Figure 124. Pin configuration, columns P-AF	
Figure 125. Pin configuration, alphabetical	
1 iSuro 120. 1 in configuration, arphabotical	




Figure 57. Security Engine Data register



Security E	Ingine Control (Read/Writ	te) Base0+0x04
31		2 1 0
	Reserved	Reset
Bit Field	<sup>30</sup> Description	1 1
31:2	Reserved. Must be set to zero.	
1	Reserved. Must be set to one.	
0	is unaffected. The Source and Dest FIFOs are a (operations in progress are abandoned). Becau	that the Security Engine Configuration register reset and the Security Engine pipeline is reset
		tro after the reset sequence is complete. Until it hould be left alone, except reading the Security
Register D	escription	
The Secur	ity Engine Control register controls some of	the Security Engine's basic functionality.
Protected 1	<i>node.</i> In protected mode, this register is only	accessible to the MIPS processor.
<i>On reset,</i> t	he value of this register is undefined.	-

Figure 58. Security Engine Control register



Security E	Engine Interrupt Status(Read/Write)Base0+0x08					
31	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
	Reserved Bot Data Error Src FiFO Rdy Data Error Src FiFO Rdy Data Fror Reserved Src Context Src Context Src Context Src Context Src Context Reserved Dest Data Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserv					
	16 1 1 1 1 2 1 1 1 1 1 1 1 2					
Bit Field	Description					
31:16	Reserved. Must be set to zero.					
15	<i>Invalid Command.</i> If one, an illegal command was issued to the Security Engine. This bit could be set if the chips' MODE[2:1] pins are 00 or 01. It could also be set if the MODE[2:1] pins are 11 and the chip was not unlocked.					
14	<i>Data Error.</i> If one, the Security Engine Data Register was read or written when it was not ready.					
13	Source FIFO Ready. If one, the Source FIFO is ready for more data.					
12	Dest FIFO Ready. If one, the Dest FIFO is ready for more data.					
11:10	Reserved. Must be set to zero.					
9	<i>Dest Overrun.</i> If one, the command produced more output bytes than specified in the Dest Count command parameter.					
8	Reserved. Must be set to zero.					
7	Source Command. If one, the Source FIFO is in the command phase.					
6	Source Context. If one, the Source FIFO is in the context phase.					
5	Source Data. If one, the Source FIFO is in the data phase.					
4	Dest Data. If one, the Dest FIFO is in the data phase.					
3	Reserved. Must be set to zero.					
2	Dest Result. If one, the Dest FIFO is in the result phase.					
1:0	Reserved. Must be set to zero.					
Register D	Description					
The Secur	ity Engine Interrupt Status register reports on the status of the Security Engine. The					
bits correspond to interrupt conditions. When one of these conditions takes place, the						
corresponding bit is set to one. The bits in this register are persistent; to clear a bit, the user						
must write a one to the corresponding bit position. This register is used to support interrupt						
service routines. Software polling can also use the Security Engine Status register, which does						
not have persistent bits, but shows the state of the Security Engine in real time (except after fatal errors, in which case the register contents are frozen).						
<i>Protected mode.</i> In protected mode, this register is only accessible to the MIPS processor.						
<i>At Reset.</i> t	he value of this register is 0x00000000.					

At Reset, the value of this register is 0x00000000.

Figure 59. Security Engine Interrupt Status register



Security E	Ingine Configuration(Read/Write)				Base0+0x00
31	10	9	6 5	4 3	3 2 1 0
	Reserved	rsrvd 1101	Chip ID	rsrvd	Compression Encryption 0
	22	4	1	2	1 1 1
Bit Field	Description				
31:10	<i>Reserved</i> . Must be set to zero.				
9:6	<i>Reserved</i> . Must be set to 0b1101.				
5	<i>Chip ID.</i> Setting this bit to one causes the next read of the return the chip ID rather than the current status. After the its normal function and this bit is reset to zero. This is a 7 not normally be used in 7811-specific code.	Status reg	ister	is rea	d, it returns to
4:3	Reserved. Must be set to zero.				
2	Compression Configuration. Enables single-history or mu allocation. $0 =$ single history, $1 =$ multi-history. Must be s section 7.9.				
1	<i>Encryption Configuration.</i> Selects the size of the encryption $0 = 512$ bytes of context, $1 = 128$ bytes. A 128-byte conte encryption.				date RC4
0	<i>Reserved.</i> Must be set to zero.				
Register D	escription				
	ity Engine Control register controls some of the Secur	ity Engin	e's b	asic f	functionality.
	<i>node.</i> In protected mode, this register is only accessibl	0 0			Ũ
<i>On reset,</i> t	he value of this register is 0x00000000.				

Figure 60. Security Engine Configuration register



Security Engine Inte	errupt Enable (Read/Write) Base0+0x10					
31	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Beserved     Beserved     Beserved       Src EIFO Rdy     Pata Error       Reserved     e       Reserved     e       Reserved     e       Reserved     e       Reserved     e       Reserved     e       Reserved     e						
-	16 1 1 1 1 2 1 1 1 1 1 1 1 2					
Bit Field	Description					
31:16	Reserved. Must be set to zero.					
15	Invalid Command. If one, an illegal command was issued to the Security					
	Engine.					
14	Data Error. If one, the Security Engine Data Register was read or written when					
	it was not ready.					
13	Source FIFO Ready. If one, the Source FIFO is ready for more data.					
12	Dest FIFO Ready. If one, the Dest FIFO is ready for more data.					
11:10	Reserved. Must be set to zero.					
9	Dest Overrun. If one, the command produced more output bytes than specified					
	in the Dest Count command parameter.					
8	Reserved. Must be set to zero.					
7	Source Command. If one, the Source FIFO is in the command phase.					
6	Source Context. If one, the Source FIFO is in the context phase.					
5	Source Data. If one, the Source FIFO is in the data phase.					
4	Dest Data. If one, the Dest FIFO is in the data phase.					
3	Reserved. Must be set to zero.					
2	Dest Result. If one, the Dest FIFO is in the result phase.					
1:0	<i>Reserved</i> . Must be set to zero.					
<b>Register Description</b>	l					
The Security Engine	e Interrupt Enable register selects the conditions under which interrupts					
will be asserted. Setting a bit to one enables the associated interrupt; zero disables it. The bit						
mappings are the same as in the Security Engine Interrupt Status and Security Engine Status						
registers. See the Security Engine Interrupt Status register for details of the bit mappings.						
<i>Protected mode.</i> In protected mode, this register is only accessible to the MIPS processor.						
On reset the value of this register is 0v0000000						

*On reset,* the value of this register is 0x0000000.

Figure 61. Security Engine Interrupt Enable register



Security Engine Status	(Rea	d O	nly	y)									B	ase(	+0x14
31	1	6 15	14	13	12	11 1	n q	8	7	6	5	4	2 2	1	0
51		, 13 5		ن ک					,	ŧ	5	, ,	. =		Ĵ
	Reserved	Invalid Cmd	Data Error	Src FIFO Rdy	Dst FIF O Rdy	Reserved	Dst Overrun	Reserved	Src Cmd	ontex	Data	Dest Data	Dest Result	Reserved	
		Invali	Data	Src FI	Dst FI	Res	Dst 0	Res	Src	Src C	Src	Dest	Dest	Res	
	16	1	1	1	1	2	1	1	1	1		1	1	2	
	<u> </u>														
Bit Field	Description														
31:16	Reserved.														
15	Invalid Command. If one,	, an	ille	ega	l co	mma	nd	was	iss	sue	d to	the	Sec	urity	r
	Engine.														
14	Data Error. If one, the Se	cur	ity	Eng	gine	e Dat	a R	egis	ster	wa	s re	ead o	or w	ritte	n when
	it was not ready.		-		-			-							
13	Source FIFO Ready. If or	ne, t	he	Soi	arce	e FIF	O is	rea	ady	for	m	ore o	lata.		
12	Dest FIFO Ready. If one,	the	De	est	FIF	O is	read	ly f	òr 1	noi	e d	ata.			
11:10	Reserved.														
9	Dest Overrun. If one, the	cor	nm	and	l pr	oduc	ed r	nore	e oi	utp	ut b	ytes	tha	n spe	ecified
	in the Dest Count comma									1		-		1	
8	Reserved.														
7	Source Command. If one,	the	Sc	ouro	e F	FIFO	is iı	n th	e co	om	mar	nd p	hase		
6	Source Context. If one, the Source FIFO is in the context phase.														
5	Source Data. If one, the Source FIFO is in the data phase.														
4	Dest Data. If one, the Dest FIFO is in the data phase.														
3	Reserved.														
2	Dest Result. If one, the D	est	FIF	0 i	is ir	n the	resi	ılt p	has	se.					
1:0	Reserved.							- 1							
Register Description	•														

The *Security Engine Status* register reflects the state of the Security Engine in real time. Some of these status bits are asserted for very brief periods and should be polled from the Interrupt Status register. Bits in the *Interrupt Status* register are persistent until cleared.

If the *Chip ID* bit is set to 1 in the *Security Engine Configuration* register, the *Security Engine Status* register must read 0x1120h

This register is Read Only.

Protected mode. In protected mode, this register is only accessible to the MIPS processor.

*On reset,* the value of this register is 0x00000000.

Figure 62. Security Engine Status register



Security Engine FIF	O Status (Read On	dy)		Bas	se0+0x18		
31	15 1	\$	8 7 6		0		
	Reserved	Source FIFO	Reserved	Dest FIFO			
	17	7	1	7			
Bit Field	Description						
31:15	Reserved.						
14:8	<i>Source FIFO Free Space.</i> The number of bytes of free space in the Source FIFO, expressed as a seven-bit unsigned binary number.						
7	Reserved.		-				
6:0	Dest FIFO Data. The number seven-bit unsigned binary num		in the Des	st FIFO, expre	essed as a		
<b>Register Description</b>							
The Security Engine	e FIFO Status register reports the l Dest FIFOs. These FIFOs are ea			1 the Security	/		

This register is provided for backward compatibility. The Security Engine's DMA units deal with the FIFOs transparently. The FIFOs rarely, if ever, require direct manipulation.

*Protected mode.* In protected mode, this register is only accessible to the MIPS processor.

*On reset,* the value of this register is 0x00004040.

#### Figure 63. Security Engine FIFO Status register

Security Engine FIFO	Configuration (Read/Write)	Base0+0x1C
31		0
	Reserved, must be set to 0x0000 0400	
-	32	
Bit Field	Description	
31:0	Reserved. Must be set to 0x0000 0400.	
<b>Register Description</b>		
÷ 0	TFO Configuration register is another register provided for the initialized to 0x00010001.	for backward
Protected mode. In pro-	tected mode, this register is only accessible to the MIPS p	processor.
On reset, the value of	this register is 0x00000000.	

#### Figure 64. Security Engine FIFO Configuration register



# 8.2 Group 1 Registers

	~ •
Figure 65. Security Engine Command Ring Address register	
Figure 66. Security Engine Source Ring Address register	
Figure 67. Security Engine Result Ring Address register	
Figure 68. Security Engine Dest Ring Address register	
Figure 69. Security Engine Status and Control register	
Figure 70. Security Engine Interrupt Enable register	
Figure 71. Security Engine DMA Config register	
Figure 72. PCI Address "OR" mask register	
Figure 73. PCI Interrupt register	
Figure 74. PCI Interrupt Enable register	
Figure 75. MIPS Interrupt register	
Figure 76. MIPS Interrupt Mask register	
Figure 77. RNG Enable register	
Figure 78. RNG Config register	
Figure 80. RNG Data register	
Figure 81. RNG Status register	
Figure 82. MIPS SDRAM1 Address register	
Figure 83. MIPS SDRAM2 Address register	
Figure 84. MIPS Group 1 Address register	
Figure 85. MIPS Group 0 Address register	
Figure 86. MIPS PCI1 Address register	
Figure 87. MIPS PCI2 Address register	. 95
Figure 88. MIPS PCI1 Translation register	. 95
Figure 89. MIPS PCI2 Translation register	. 96
Figure 90. MIPS Config register	. 98
Figure 91. MIPS Reset register	
Figure 92. Revision Number register	100
Figure 93. EEPROM data register	
Figure 94. GPDMA1 Source Address register	101
Figure 95. GPDMA2 Source Address register	101
Figure 96. GPDMA1 Dest Address register	
Figure 97. GPDMA2 Dest Address register	102
Figure 98. GPDMA1_2 Arbitration register	103
Figure 99. GPDMA1_2 Config register	105
Figure 100. GPDMA1 2 Status register	107
Figure 101. GPDMA1_2 Interrupt Enable register	108
Figure 102. PCI BARO Shadow register	
Figure 103. PCI BAR1 Shadow register	
Figure 104. PCI BAR2 Shadow register	
Figure 105. SDRAM Config register	110
Figure 106. GPDMA3 Source Address register	
Figure 107. GPDMA4 Source Address register	
Figure 108. GPDMA3 Dest Address register	
Figure 109. GPDMA4 Dest Address register	
Figure 110. GPDMA3_4 Arbitration register	
Figure 111. GPDMA3_4 Config register	
Figure 112. GPDMA3_4 Status register	
Figure 113. GPDMA3 4 Interrupt Enable register	118
Figure 114. Global Status register	
Figure 115. Test-and-Set register	
1 igure 119. 10st-anu-50t iegistei	120



Security Engi	ne Command Ring Address (Read/Write)	Base1+0x0C				
31		2 1 0				
	Security Engine Command Ring Address [31:2]	00				
	30	2				
Bit Field	Description					
31:0	Address of the Security Engine DMA command ring. This is address; bits [1:0] must be set to 0b00.	s a dword-aligned byte				
Register Desc	ription					
Points to the n	ext Security Engine Command Descriptor.					
<i>Protected mode.</i> In protected mode, PCI reads return zero and PCI writes are ignored.						
<i>On reset,</i> the va	lue of this register is 0x00000000.					

# Figure 65. Security Engine Command Ring Address register

Security Engi	ne Source Ring Address (Read/Write)	Base1+0x1C				
31		2 1 0				
	Security Engine Source Ring Address [31:2]	00				
-	30	2				
Bit Field	Description					
31:0	Address of the Security Engine DMA source ring. This is a c address; bits [1:0] must be set to 0b00.	lword-aligned byte				
Register Desc	ription					
Points to the n	ext Security Engine Source Descriptor.					
<i>Protected mode.</i> In protected mode, PCI reads return 0x00. PCI writes are ignored.						
<i>On reset,</i> the va	lue of this register is 0x00000000.					

# Figure 66. Security Engine Source Ring Address register



Security Engin	ne Result Ring Address (Read/Write)	Base1+0x2C			
31		2 1 0			
	Security Engine Result Ring Address [31:2]	00			
	30	2			
Bit Field	Description				
31:0	Address of the Security Engine DMA result ring. This is a ddress; bits [1:0] must be set to 0b00.	dword-aligned byte			
Register Desci	iption				
Points to the ne	xt Security Engine Result Descriptor.				
<i>Protected mode.</i> In protected mode, PCI reads return 0x00. PCI writes are ignored.					
<i>On reset,</i> the va	lue of this register is 0x00000000.				

Figure 67. Security Engine Result Ring Address register

Security Engi	ne Dest Ring Address (Read/Write)	Base1+0x3C			
31		2 1 0			
	Security Engine Dest. Ring Address [31:2]	00			
	30	2			
Bit Field	Description				
31:0	Address of the Security Engine DMA destination ring. This address; bits [1:0] must be set to 0b00.	is a dword-aligned byte			
Register Desci	Register Description				
Points to the ne	ext Security Engine Dest Descriptor.				
<i>Protected mode.</i> In protected mode, PCI reads return 0x00. PCI writes are ignored.					
<i>On reset,</i> the va	lue of this register is 0x00000000.				

Figure 68. Security Engine Dest Ring Address register



Security Engi	ine Status and Control (Read/Write) Base1+0x40
31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Dest. Ring Ctl Dst PCI Abort Dst Done	1     Dist Last       0     Dist Uvariting       0     Dist Over       0     Dist Over       0     Dist Over       0     Reserved       0     Res Ring Ctl       1     Res Ring Ctl       1     Res Done       1     Res Cover       1     Reserved       1     Src Ring Ctl       1     Reserved       1     Reserved       1     Src Maiting       1     Src Maiting       1     Illegal Read       1     Illegal Read       1     Illegal Read       1     Cond Ring Ctl       1     Cond Ring Ctl       1     Cond Variting       1     Cond Variting       1     Reserved       1     Reserved
Register Desc	ription
31:30	Dest Ring Control. Controls the polling of Security Engine Dest descriptors:00 = NOP (no effect; used when updating other fields in the register)01 = Disable. After the current descriptor is processed, the Dest ring will be disabled.10 = Enable. Enables the polling of the Dest descriptors.11 = Reserved.
29	<i>Dest PCI Abort.</i> A PCI initiator or target abort occurred while processing a Dest descriptor. This is a fatal error and will halt descriptor processing on all four descriptor engines.
28	Dest Done. If one, the Dest descriptor processing is complete.
27	<i>Dest Last.</i> If one, the Dest descriptor processing is complete, and the descriptor had its Last bit set.
26	Dest Waiting. If one, the current Dest descriptor does not have its Valid bit set to one.
25	Dest Over.
24	Reserved. Must be set to zero.
23:22	<i>Result Ring Control.</i> Controls the polling of the Security Engine Result descriptors. The encoding is the same as with the Dest Ring Control field.
21	<i>Result PCI Abort.</i> A PCI initiator or target abort occurred while processing a Result descriptor. This is a fatal error and will halt descriptor processing on all four descriptor engines.
20	<i>Result Done.</i> If one, the Result descriptor processing is complete.
19	<i>Result Last.</i> If one, the Result descriptor processing is complete, and the descriptor had its Last bit set.
18	<i>Result Waiting</i> . If one, the current Result descriptor does not have its Valid bit set to one.
17	Result Over.
16	<i>Reserved</i> . Must be set to zero.
15:14	<i>Source Ring Control.</i> Controls the polling of the Security Engine Source descriptors. The encoding is the same as with the Dest Ring Control field.
13	<i>Source PCI Abort.</i> A PCI initiator or target abort occurred while processing a Source descriptor. This is a fatal error and will halt descriptor processing on all four descriptor engines.
12	Source Done. If one, the Source descriptor processing is complete.
11	<i>Source Last.</i> If one, the Result descriptor processing is complete, and the descriptor had its Last bit set.
10	<i>Source Waiting.</i> If one, the current Source descriptor does not have its Valid bit set to one.
9	<i>Illegal Write</i> . An illegal write was attempted to a protected region.
8	<i>Illegal Read.</i> An illegal read was attempted to a protected region.
7:6	Command Ring Control. Controls the polling of the Security Engine Command descriptors. The encoding is the same as with the Dest Ring Control field.
5	<i>Command PCI Abort.</i> A PCI initiator or target abort occurred while processing a Command descriptor. This is a fatal error and will halt descriptor processing on all four descriptor engines.



Security En	gine Status and Control (Read/Write) Base1+0x40
4	Command Done. If one, the Command descriptor processing is complete.
3	<i>Command Last.</i> If one, the Command descriptor processing is complete, and the descriptor had its Last bit set.
2	<i>Command Waiting.</i> If one, the current Command descriptor does not have its Valid bit set to one.
1	Reserved. Must be set to zero.
0	Engine IRQ.

#### Figure 69. Security Engine Status and Control register

Security Engine Interrupt Enable (Read/Write)															Ba	se1	+02	x44												
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved	PCI Abort	Done	Last	Waiting	Over	n	eserv	ed	PCI Abort	Done	Last	Waiting	Over	re	serve	ed	PCI Abort	Done	Last	Waiting	Illegal Write	Illegal Read	rese	erved	PCI Abort	Done	Last	Waiting	Reseved	Engine IRO
Dest Ring Result Ring Source Ring Command Ring																														
Register Description																														
Enables interrupts on many of the conditions associated with the Security Engine																														
Status/Control register (Base1 + 0x40).																														
The interrupts associated with this register can be mapped to PCI or MIPS interrupts. This mapping is set in the MIPS Config register.																														
Protecte	ed n	iod	e. I	n p	rot	ect	ed	ma	ode	, P(	CLI	rea	ds i	retu	ırn	0x	00.	PC	'I w	/rit	es a	are	igı	nor	ed					

*On reset,* the value of this register is 0x00000000.

# Figure 70. Security Engine Interrupt Enable register



Security Engin	e DMA Configuration (Read/Write)	Base1+0x48					
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0					
Reserved InboundBE OutboundBE DAddrMIPS	RAddrMIPS SAddrMIPS CAddrMIPS CAddrMIPS CAddrMIPS ReadrAnter Reserved Reserved Invalid Poll	Software Last Reserved 1 DMAReset#					
Bit Field	Description						
31:30	Reserved. Must be set to zero.						
29	Inbound descriptor is big-endian. **						
28	Outbound descriptor is big-endian. **						
27	DAddrMIPS. The Dest Data Ring address is a MIPS address if o						
26	RAddrMIPS. The Result Ring address is a MIPS address if one,						
25	SAddrMIPS. The Status Ring address is a MIPS address if one, H						
24	CAddrMIPS. The Command Ring address is a MIPS address if o						
23:16	Polling Frequency. Determines how frequently descriptors will be						
	16 engine clock cycles. That is, a value of $0x01$ gives a value of	16 cycles, 0x02 give					
15	32 cycles, and so on. A value of 0x00 disables polling.	1					
15	<i>TRamBE.</i> If one, GPRAM appears to be big-endian to the host w						
	target. If zero, GPRAM appears to be little-endian. This bit is me the 7811 is the PCI target (slave). It has no effect when the 7811	0					
	It does not affect register accesses.						
14	Reserved. Must be set to zero.						
13:12	<i>ProtMem.</i> Sets the size of protected memory. $00 = \text{all GPRAM}$ is	s protected					
	(inaccessible from PCI). $01 = 4$ MB is protected. $10 = 8$ MB is p						
	is protected. Protected memory starts at address zero of GPRAM						
	This mechanism works for PCI target transfers only. For GPDM	A transfers, memory					
	protection is implemented through the PCI Address "OR" Mask	(register 0x4C)					
	Protection is only effective when the 7811 is in protected mode.						
11	Reserved. Must be set to zero.						
10:8	Invalid Poll Scaler. This three-bit field determines how frequent						
	polled to see if the Valid bit has been set. Polling will occur according because field which your gives the longer interval						
	the Polling Frequency field, whichever gives the longer interval. the frequency of polling while waiting for a valid descriptor, whi						
	frequently when valid descriptors are available. This field is enco						
	terms of engine clock cycles):						
	0 = 256 cycles, $1 = 512$ cycles, $2 = 768$ cycles, $3 = 1024$ c	cycles					
	4 = 1280 cycles, $5 = 1536$ cycles, $6 = 1792$ cycles, $7 = 2048$ cy						
7:5	Reserved. Must be set to zero.						
4	Software Last. This has the same function as Software Last in the	e GPDMA units.					
3	Reserved. Must be set to zero.						
2	Reserved. Must be set to one.						
1	DMAReset#. Setting this bit to zero resets the descriptor units.						
0	MSTReset#. Master reset for the Security Engine. Setting this bit						
	entire Security Engine, including the security pipeline and the de						



Security Engine DMA Configuration (Read/Write)	Base1+0x48
This register contains 7751-compatible bit fields and additional 7811-specified	ic bit fields.
** Setting any of these bits to 1 has no effect on data stored in the GPRAM. data in the PCI memory space.	They only affect
Protected mode. In protected mode, PCI reads return zero and PCI writes are	e ignored.
<i>On reset,</i> the value of this register is 0x00000000.	

# Figure 71. Security Engine DMA Config register

PCI Address "O	R" Mask	(Read/Write)	Base1+0x4C			
31			0			
		PCI Address "OR" Mask				
	1	32				
Bit Field	Description	n				
31:0		"OR" Mask. This register implements moveen PCI and GPRAM. See below.	emory protection for GPDMA			
Register Descrij	Register Description					
In GPDMA trans	fers between	PCI and GPRAM, the value in this reg	gister is ORed with the			
GPRAM address	. This allows	address bits to be forced to one. For e	xample, a system with 8			
MB of total GPRA	MB of total GPRAM and 4 MB of protected memory might set the mask to 0x00400000. All					
accesses to the lower 4 MB would silently be converted to accesses to the upper 4 MB.						
Protected mode. In protected mode, PCI reads return zero and PCI writes are ignored.						
On reset, the valu	<i>On reset,</i> the value of this register is 0x00000000.					

Figure 72. PCI Address "OR" mask register



PCI Interrupt	rupt (Read/Write) Base1+0x50					
31		0				
	PCI Interrupt [31:0]					
	32					
Bit Field	Description					
31:0	<i>PCI Interrupt</i> . The 7811 assets a PCI interrupt whenever a wone or more bits that correspond to bits set in the PCI Interrupt.					
Register Description						
The PCI Interrup	t register is used by the MIPS processor to generate PCI	interrupts under				
software control.	The value written to this register is ORed with the value	e in the PCI Interrupt				
Mask register. If	the result is non-zero, the 7811 asserts a PCI interrupt.					
This mechanism allows interrupts to be generated under software control, a parameter passed through the register, and the interrupts to be masked as needed by the software.						
<i>Protected mode.</i> In both protected and unprotected modes, this register is accessible for reads and writes to both PCI and the MIPS processor.						
On reset, the value of this register is 0x00000000.						

#### Figure 73. PCI Interrupt register

PCI Interrupt N	Aask (Read/Write)	Base1+0x54				
31		0				
	PCI Interrupt Mask					
	32					
Bit Field	Description					
31:0	PCI Interrupt Mask. Enables the function of the PCI inter	rupt register.				
Register Descrij	Register Description					
When a write occurs to the PCI Interrupt register, the PCI Interrupt register is ORed with the PCI Interrupt Mask register. If the result is non-zero, the 7811 asserts a PCI interrupt.						
<i>Protected mode.</i> In both protected and unprotected modes, this register is accessible for reads and writes to both PCI and the MIPS processor.						
<i>On reset,</i> the valu	<i>On reset,</i> the value of this register is 0x00000000.					

Figure 74. PCI Interrupt Enable register



MIPS Interrupt	(Read/Write)	Base1+0x58			
31		0			
	MIPS Interrupt [31:0]				
Bit Field	Description				
31:0	<i>MIPS Interrupt.</i> The 7811 assrets a MIPS interrupt whenever sets one or more bits that correspond to bits set in the MIPS				
Register Descrip	tion				
software control. Interrupt Mask re	pt register is used by the host processor to generate MI The value written to this register is ORed with the valu egister. If the result is non-zero, the 7811 asserts a MIPS	e in the MIPS interrupt. This will be			
mapped to one of register (0x90).	The three MIPS interrupt pins according to the settings	of the MIPS Config			
This mechanism allows interrupts to be generated under software control, a parameter passed through the register, and the interrupts to be masked as needed by the software.					
	both protected and unprotected modes, this register is n PCI and the MIPS processor.	accessible for reads			
On reset, the value	e of this register is 0x00000000.				

# Figure 75. MIPS Interrupt register

MIPS Interrupt	t Mask (Read/Write)	Base1+0x5C					
31		0					
	MIPS Interrupt Mask						
-	32						
Bit Field	Description						
31:0	MIPS Interrupt Mask. Enables the function of the P	CI interrupt register.					
Register Descri	Register Description						
When a write occurs to the MIPS Interrupt register, MIPS PCI Interrupt register is ORed with the MIPS Interrupt Mask register. If the result is non-zero, the 7811 asserts a MIPS interrupt.							
<i>Protected mode.</i> In unprotected mode, this register can be read and written by both PCI and the MIPS processor. In protected mode, this register is accessible only to the MIPS processor.							
<i>On reset,</i> the valu	<i>On reset,</i> the value of this register is 0x00000000.						

### Figure 76. MIPS Interrupt Mask register



(Read/Write) Base	1+0x60
	1 0
000000000000000000000000000000000000000	RNG Enable
31	1
Description	
Reserved. Must be set to zero.	
<i>RNG Enable.</i> Enables the function of the random number generato $1 =$ enable RNG, $0 =$ disable RNG.	r.
	00000000000000000000000000000000000

#### **Register Description**

This register enables or disables the functionality of the random number generator.

*Protected mode.* In protected mode, this register is only accessible to the MIPS processor. *On reset,* the value of this register is 0x00000000.

Figure 77. RNG Enable register

RNG Config	(Read/Write)			Base1+0x64
31	12	11 8	7 6	0
	Reserved	1st Prescaler	Output prescaler	Reserved
_	21	4	1	7
Bit Field	Description			
31:12	Reserved. Must be written as zeroes.			
11:8	First prescaler value. See Figure 79			
7	Output prescaler value:			
	0 = 1024 (default)			
	1 = 512			
6:0	Reserved. Must be written as zeroes			

#### **Register Description**

The two prescalers determine the speed at which the random number generator produces output. A new 32-bit random number is generated every (first prescaler\*output prescaler) engine cycles. The first prescaler value can be set to values between 2 and 32K. The output prescaler can be set to 512 or 1024. Their product can vary from 1 K cycles to 32 M cycles.

At its maximum speed, the random number generator operates at about 2.8 Mb/s at a 90 MHz clock:

(1024 cycles per random number / 32 bits per random number) = 32 cycles per bit, 90,000,000 cycles per second / 32 cycles per bit = 2,812,500 bits per second.

Protected mode. In protected mode, this register is only accessible to the MIPS processor.

*On reset,* (hard or soft) both prescalers are set to zero, giving a speed of one random number per 32 M cycles, or about 90 b/s at a 90 MHz clock

#### Figure 78. RNG Config register



#### 7811 Network Security Processor

Value	Meaning
000x	32K
0010	16K
0011	8K
0100	4K
0101	2K
0110	1K
0111	512
1000	256
1001	128
1010	64
1011	32
1100	16
1101	8
1110	4
1111	2

Figure 79. Decoding of the first prescaler field

RNG Data	(Read Only)	Base1+0x68
31		0
	RNG Data	
	32	
Bit Field	Description	
31:0	Random data. Pulls the top entry off the Random Number FIFO.	
Register Desci	ription	

This Read Only register provides random data from the Random Number FIFO. Once a random number is read, it is discarded, thus preventing the same random number from being used twice.

Random numbers are produced at a fixed rate. It is possible to underflow the Random Number FIFO, at which point the RNG Underflow bit in the RNG Status register will be set. To prevent this, the Random Number Ready bit in the RNG Status register should be polled before the RNG Data register is read. If the Random Number Ready bit is set, at least two 32bit random numbers are available in the FIFO. The value of the RNG Data is undefined during a FIFO underflow.

*Protected mode.* In protected mode, this register is only accessible to the MIPS processor.

*On reset,* the value of this register is undefined.

#### Figure 80. RNG Data register



<b>RNG Status</b>	(Read/Writ	e)			Base1+0x6C
31	15	14	13	12	11 0
	Reserved	RNG Ready	Res erved	RNG Underflow	Reserved
	17	1	1	1	12
Bit Field	Description				
31:15	Reserved. Must be set to zero.				
14	<i>RNG Ready.</i> If one, the random num numbers in its FIFO.	ber	ge	nera	ator has at least two valid 32-bit random
13	Reserved. Must be set to zero.				
12	<i>RNG Underflow.</i> If one, an attempt with RNG FIFO. Once set, this bit is personal to the set of the				to read more data than existed in the l the RNG is reset.
11:0	Reserved. Must be set to zero.				
Register Descr	iption				
This register co	ntains the state of the random num	bei	r ge	ne	rator.

Protected mode. In protected mode, this register is only accessible to the MIPS processor.

*On reset,* the value of this register is 0x0000000.

#### Figure 81. RNG Status register

MIP	'S SDRAN	Address	(Read/Write)	Base1+0x70
	31	26 25		1 0
	MIPS SDI Address [		060000000000000000000000000000000000000	EOB
	6	-	25	
Bit	Field	Description		
3	1:26	Upper 6 bits o	f the 32-bit starting address of GPRAM, as seen	n by the MIPS processor.
2	25:1	Must be set to	zero (that is, SDRAM must be mapped to a 64	MB boundary).
	<ul> <li>EOB (Endianness Override Bit) : Setting this bit to 1, complements the state of the</li> <li>MIPS_BIGENDIAN pin (AD1), providing a different endianness for the register space</li> <li>defined by this register.</li> </ul>			
8	ster Desci	1	dduassaa at which the MIDC processor can come	

This register sets one of the two addresses at which the MIPS processor can access GPRAM. The MIPS SDRAM1 Address register is initialized from EEPROM, while the MIPS SDRAM2 Address register is not. In multi-7811 configurations, the MIPS processor must map each 7811's GPRAM to a different address range. This register is available for writing only after a MIPS reset (by setting bit 0 and 1 of the MIPS reset register i.e. (base1 + 0x94) to 1's). Prior to this reset, the register cannot be modified from the PCI side.

*Protected mode.* In protected mode, PCI reads return 0x00. PCI writes are ignored.

On reset, bits [15:0] are set to zero, and bits [31:16] are read from EEPROM address 0x24.

#### Figure 82. MIPS SDRAM1 Address register



MIPS SDRAM	M2 Address	(Read/Write)	Base1+0x74
31	26 25		1 0
MIPS SDI Address [		060000000000000000000000000000000000000	EOB
6		25	
Bit Field	Description		
31:26	Upper 6 bits of	f the 32-bit starting address of GPRAM, as	seen by the MIPS processor.
25:1	Must be set to	zero (that is, SDRAM must be mapped to a	64 MB boundary).
0		ness Override Bit) : Setting this bit to 1, com NDIAN pin (AD1), providing a different end s register.	
Register Desc	ription		
0		ddresses at which the MIPS processor can ac alized from EEPROM, while the MIPS SDRA	

SDRAM1 Address register is initialized from EEPROM, while the MIPS SDRAM2 Address register is not. In multi-7811 configurations, the MIPS processor must map each 7811's GPRAM to a different address range. This register is available for writing only after a MIPS reset (by setting bit 0 and 1 of the MIPS reset register i.e. (base1 + 0x94) to 1's). Prior to this reset, the register cannot be modified from the PCI side.

Protected mode. In protected mode, PCI reads return 0x00. PCI writes are ignored.

*On reset,* the value of this register is 0x10000000.

#### Figure 83. MIPS SDRAM2 Address register

MIPS Group	1 Address (Read/W	(rite)	Base1+0x78
31	1	6 15	1 0
	MIPS Group 1 Address [31:16]	060000000000000000000000000000000000000	EOB
	16	15	
Bit Field	Description		
31:16	<i>MIPS Group 1 Register Address [31:16].</i> Upper 16 bits of the 32-bit starting address of the Group 1 register space, as seen by the MIPS processor.		
15:1	Must be set to 0x0000 (that is, the		64 KB boundary).
0	EOB (Endianness Override Bit) : Setting this bit to 1, complements the state of the MIPS_BIGENDIAN pin (AD1), providing a different endianness for the register space defined by this register.		
Register Desc	cription		
the MIPS proces for writing only	s the address at which the 7811 access ssor must map each 7811's registers to after a MIPS reset (by setting bit 0 an s reset, the register cannot be modifie	a different address range. This i d 1 of the MIPS reset register i.e.	register is available
	n protected mode, PCI reads return z		

*On reset,* bits [15:0] are set to zero, and bits [31:16] are read from EEPROM address 0x23.

Figure 84. MIPS Group 1 Address register



31	16 15		1 0
	MIPS Group 0 Address [31:16]	060000000000000000000000000000000000000	EOB
	16	15	
Bit Field	Description		
31:16	<i>MIPS Group 0 Register Address [31:16].</i> Upper 16 bits of the 32-bit starting address of the Group 0 register space, as seen by the MIPS processor.		
15:1	Must be set to 0x0000 (that is, the register space must begin on a 64 KB boundary).		
0	EOB (Endianness Override Bit) : Settin MIPS_BIGENDIAN pin (AD1), provid defined by this register.		

the MIPS processor must map each 7811's registers to a different address range. This register is available for writing only after a MIPS reset (by setting bit 0 and 1 of the MIPS reset register i.e. (base1 + 0x94) to 1's). Prior to this reset, the register cannot be modified from the PCI side.

*Protected mode.* In protected mode, PCI reads return zero. PCI writes are ignored.

*On reset,* the value of this register is 0x30000000.

#### Figure 85. MIPS Group 0 Address register

MIPS PCI1 Address		(Read/Write)	Base1+0x80	
31	25 24		1 0	
MIPS PCI1 A	Addr. [31:25]	060000000000000000000000000000000000000	EOB	
		24		
Bit Field	Description			
31:25		<i>MIPS PCI1Address [31:25].</i> Upper 7 bits of the 32-bit starting address of the PCI memory space, as seen by the MIPS processor.		
24:1		Must be set to zero (that is, the mapping must start on a 32 MB boundary).		
0	MIPS_BIGE	EOB (Endianness Override Bit) : Setting this bit to 1, complements the state of the MIPS_BIGENDIAN pin (AD1), providing a different endianness for the register space defined by this register.		
Register Desc	ription			
PCI addresses w functionality, all register is availa	rith the MIPS PC owing two non-o ble for writing o	which the 7811 accesses PCI Writes to the PC. 1 Translation register. The MIPS PCI2 regist ontiguous regions of PCI memory to be acce ally after a MIPS reset (by setting bit 0 and 1 of s reset, the register cannot be modified from	ter provides identical essed independently. This of the MIPS reset register i.e.	

Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.

*On reset,* the value of this register is 0x40000000.

#### Figure 86. MIPS PCI1 Address register



MIPS PCI2 Address (Read/		(Read/Write)	Base1+0x84
MIPS PCI2 #	25 Addr. [31:25]	060000000000000000000000000000000000000	EOB
	7	24	
Bit Field	Desci	iption	
31:25	<i>MIPS PCI2 Address [31:25].</i> Upper 7 bits of the 32-bit starting address of a PCI memory space, as seen by the MIPS processor.		g address of a PCI
24:1		Must be set to zero (that is, the mapping must start on a 32 MB boundary).	
0	EOB (H MIPS_	ndianness Override Bit) : Setting this bit to 1, complen BIGENDIAN pin (AD1), providing a different endianne by this register.	nents the state of the
Register Desc	cription		
0		ss at which the 7811 accesses PCI Writes to the PCI2 reg	,

PCI addresses with the MIPS PCI2 Translation register. The MIPS PCI1 register provides identical functionality, allowing two non-contiguous regions of PCI memory to be accessed independently. This register is available for writing only after a MIPS reset (by setting bit 0 and 1 of the MIPS reset register i.e. (base1 + 0x94) to 1's). Prior to this reset, the register cannot be modified from the PCI side.

Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.

On reset, the value of this register is 0x50000000.

#### Figure 87. MIPS PCI2 Address register

MIPS PCI1 Translation		(Read/Write)	Base1+0x88
31	25	24	0
	Translation :25]	0x000000	
8	7	25	
Bit Field	Desci	iption	
31:25	<i>MIPS PCI1 Translation [31:25].</i> These seven bits replace the upper 7 bits of a MIPS address when accessing the PCI1 region.		
24:0	Must b	set to zero.	

#### **Register Description**

This register provides address translation for the PCI1 region. When the MIPS processor accesses an address in the PCI1 region, the upper seven bits of this register replace the upper seven bits of the original address. This translated address is used for the PCI transfer. This register is available for writing only after a MIPS reset (by setting bit 0 and 1 of the MIPS reset register i.e. base (1 + 0x94) to 1's). Prior to this reset, the register cannot be modified from the PCI side.

*Protected mode.* This register is fully accessible in both protected and unprotected modes. *On reset,* the value of this register is 0x00000000.

#### Figure 88. MIPS PCI1 Translation register



MIPS PCI2 Tr	anslatio	(Read/Write)	Base1+0x8C		
31	25	24	0		
MIPS PCI2 Translation [31:25]		0x000000			
7		25			
Bit Field	Desci	iption			
31:25	<i>MIPS PCI2 Translation [31:25].</i> These seven bits replace the upper 7 bits of a MIPS address when accessing the PCI2 region.				
24:0	Must b	e set to zero.			
Register Descr	iption				
ccesses an add even bits of the egister is availa	ress in tl e origina able for v	ddress translation for the PCI2 region. When he PCI2 region, the upper seven bits of this r address. This translated address is used for writing only after a MIPS reset (by setting bi 4) to 1's). Prior to this reset, the register cann	register replace the upper r the PCI transfer. This t 0 and 1 of the MIPS reset		
<i>Protected mode.</i> This register is fully accessible in both protected and unprotected modes.					

*On reset,* the value of this register is 0x00000000.

Figure 89. MIPS PCI2 Translation register



MIPS	Config (Read/Write)	Base1+0x90
31	30         29         28         27         26         25         22         21         20         19         15         14         13         12         11         10	9 8 7 6 5 4 3 2 1 0
Reserv	Image: second control of the second control of th	<ul> <li>MIPSZI Int.</li> <li>MIPSZI Int.</li> <li>MPSZIMPSZI Int.</li> <li>EngineMIPSTI Int.</li> <li>GPDMA1.21</li> <li>MIPSTI Int.</li> <li>GPDMA1.21</li> <li>MIPSCI Int.</li> <li>MIPSCI Int.</li> <li>GPDMA1.21</li> <li>MIPSCI Int.</li> <li>MIPS</li></ul>
Bits	Description	
31:30	Reserved. Must be set to zero.	
29	<i>Error Enable.</i> If set to one, PCI errors that happen on cycles i will be reported on the MIPS command bus. If zero, PCI erro MIPS command bus, but the status bit in GPDMA1_2_Status	rs will not be propagated to the
28	Reserved. Must be set to zero.	
27	<i>Fast Posted Writes</i> . If the MIPS CPU is producing zero-wait-fast posted write processing if set to one, and disable it if set to performance with aligned 16- and 32-byte writes.	to zero. This will increase
26	Sub-block disable. Instead of using MIPS-style sub-block bur $1 =$ disable sub-block bursting, $0 =$ enable sub-block bursting block bursting.	
25:22	<i>Reserved</i> . Must be set to zero.	
21	<ul> <li><i>PCI2 Big-endian</i>. Determines whether big-endian byte swapp or from the PCI2 region.</li> <li>0 = Do not perform big-endian conversion.</li> <li>1 = Perform big-endian conversion.</li> </ul>	oing is performed on transfers to
20	<i>PCI1 Big-endian</i> . Determines whether big-endian byte swapp or from the PCI1 region. Same encoding as above.	ing is performed on transfers to
15:19	Reserved. Must be set to zero.	
14	Engine/PCI Interrupt. If one, map the Security Engine interru	pt to the PCI interrupt.
13	GPDMA3_4/PCI Interrupt. If one, map the GPDMA3_4 inter	rrupt to the PCI interrupt.
12	GPDMA1_2/PCI Interrupt. If one, map the GPDMA1_2 inter	* *
11	Engine/MIPS2 Interrupt. If one, map the Security Engine inter	
10	<i>GPDMA3_4/MIPS2 Interrupt</i> . If one, map the GPDMA3_4 in interrupt.	-
9	<i>GPDMA1_2/MIPS2 Interrupt</i> . If one, map the GPDMA1_2 in interrupt.	-
8	<i>MIPS/MIPS2 Interrupt.</i> If one, map the MIPS interrupt (cause Interrupt register) to the MIPS INT2 interrupt.	ed by a write to the MIPS
7	Engine/MIPS1 Interrupt. If one, map the Security Engine inter	
6	<i>GPDMA3_4/MIPS1 Interrupt.</i> If one, map the GPDMA3_4 in interrupt.	nterrupt to the MIPS INT1
5	<i>GPDMA1_2/MIPS1 Interrupt</i> . If one, map the GPDMA1_2 in interrupt.	nterrupt to the MIPS INT1
4	<i>MIPS/MIPS1 Interrupt</i> . If one, map the MIPS interrupts (cause Interrupt register) to the MIPS INT1 interrupt.	sed by a write to the MIPS
3	<i>Engine/MIPS0 Interrupt.</i> If one, map the Security Engine inte	errupt to the MIPS INTO interrupt.
2	<i>GPDMA3_4/MIPS0 Interrupt</i> . If one, map the GPDMA3_4 in interrupt.	
1	GPDMA1_2/MIPSO Interrupt. If one, map the GPDMA1_2 in	nterrupt to the MIPS INT0
0	<i>MIPS/MIPS0 Interrupt.</i> If one, map the MIPS interrupts (cause Interrupt register) to the MIPS INTO interrupt.	sed by a write to the MIPS



MIPS Config	(Read/Write)	Base1+0x90		
available for writing only a	This register selects address formats and interrupt mappings for the 7811. This register is available for writing only after a MIPS reset (by setting bit 0 and 1 of the MIPS reset register i.e. (base1 + 0x94) to 1's). Prior to this reset, the register cannot be modified from the PCI side.			
Protected mode. In protected	mode, PCI reads return zero and PC	CI writes are ignored.		
On reset, the value of this re	gister is 0x00004000.			

Figure 90. MIPS Config register



MIPS Reset	(Read	Wri	te)				Base1+0x94
31		16 15	14	13 11	10 8	7	3 2 1 0
	BAR2 Window Size	GPRAM Init	CRAM Init	Reserved	LED[2:0]	Reserved	MIPS_Disable Reset Cold Reset
	16	1	1	3	3	5	1 1 1
Bit Field	Description						
31:16	BAR2 Window Size. Reports given in the EEPROM word			of instal	led packe	t and contex	t SDRAMs, as
15	GPRAM Init. If one, GPRAM If zero, initialization has not						
14	Context RAM Init. If one, con initialization has not complete						
13:11	Reserved. Must be set to zero						
10:8	<i>LED[2:0].</i> These bits are inv drive status LEDs.	<i>LED[2:0]</i> . These bits are inverted and driven onto external pins. Can be used to drive status LEDs.					
13:3	Reserved. Must be set to zero.						
2	<i>MIPS Disable.</i> If one, disables the MIPS interface after the current bus transaction, if any. Shutting down the MIPS interface before resetting the MIPS processor will prevent possible bus-hang conditions. At least one microsecond should elapse between setting MIPS Disable and resetting the MIPS processor.						
1	<i>MIPS Reset.</i> Setting this bit to zero asserts the MIPS_RESET# pin, causing a "warm" reset of the MIPS processor. Setting this bit to one de-asserts the MIPS_RESET# pin after a delay of 16K clock cycles. If the bit is set to zero during the 16K cycle delay, the delay is aborted and the pin is asserted immediately. This signal should not be set to zero until after the MIPS Disable bit has been set to one.						
0	<i>MIPS Coldreset</i> . Setting this bit to zero asserts the MIPS_COLDRESET# pin, causing a "cold" reset of the MIPS processor. Setting this bit to one de-asserts the MIPS_COLDRESET# pin after a delay of 64K cycles (as specified in the MIPS specification). In addition, a zero-to-one transition on this bit will cause the MIPS_RESET# pin to be asserted, both during the coldreset delay and for 16K cycles afterwards. If the bit is set to zero during the 64K cycle delay, the delay is aborted and the pin is asserted immediately. This signal should not be set to zero until after the MIPS_Disable bit has been set to one.						
Register Desci	iption						
-	ows the MIPS processor to be	rese	t b	v the ho	st proces	sor.	
e	This register is fully accessible			•	•		modes.
	per bits mirror EEPROM locat			-		-	

Figure 91. MIPS Reset register



Revision Numb	er (Read Only)	Base1+0x98
31		0
	Revision Number	
	32	
Bit Field	Description	
31:0	<i>Revision number.</i> Contains a revision code assigned by Hi/fn.	
Register Descri	ption	
integer, initially	tains the revision number of the 7811, represented as an unsig 0x00000001 (for samples). For production parts this would be he one the host software needs to read, to determine which pa	0x00000010.
<i>Protected mode.</i> T modes.	his Read Only register is fully accessible in both protected and	d unprotected

*On reset,* the value of this register is unchanged.

#### Figure 92. Revision Number register

EEPROM Data	a (Read Only)	Base1+0x9C		
31		0		
	EEPROM Data			
	32			
Bit Field	Description			
31:0	EEPROM Data. Contains 32 bits of user-defined data from the E	EEPROM.		
Register Descri	ption			
Protected mode. In	n protected mode, PCI reads return zero and PCI writes are	ignored.		
On reset, bits [31	<i>On reset</i> , bits [31:16] are loaded from EEPROM address 0x26. Bits [15:0] are loaded from			

EEPROM address 0x25.

# Figure 93. EEPROM data register



GPDMA1 Sou	rce Address	(Read/Write)	Base1+0xA0
31			2 1 0
		GPDMA1 Source Address	00
_	1	30	2
Bit Field	Description		
31:0	GPDMA1 Sour	ce Address	
Register Descr	iption		
four GPDMA So	ource Address r	lified by software unless the GPDMA egisters, this is the only one that is ac controlled by the MIPS processor alo	cessible to the host in
Protected mode.	This register is f	ully accessible in both protected and a	unprotected modes.

*On reset,* the value of this register is 0x00000000.

## Figure 94. GPDMA1 Source Address register

GPDMA2 Sou	rce Address	(Read/Write)	Base1+0xA4
31			2 1 0
		GPDMA2 Source Address	00
-	1	30	2
Bit Field	Description		
31:0	GPDMA Source	ce Address.	
Register Descr	iption		
This register con	ntains a pointe	r to a list of GPDMA2 source command	ds. See the description of
the GPDMA So	urce Address r	egister for details. Unlike the GPDMA	1 Source Address register,
this register is n	ot accessible to	o the PCI bus in protected mode	
Protected mode. I	<i>Protected mode</i> . In protected mode, the PCI reads return zero and PCI writes are ignored.		
On reset, the val	ue of this regis	ster is 0x00000000.	

Figure 95. GPDMA2 Source Address register



GPDMA1 Des	t Address	(Read/Write)	Base1+0xA8
31			2 1 0
		GPDMA1 Dest. Address [31:2]	00
Bit Field	Description	30	2
31:0	GPDMA1 Dest A	Address.	
Register Descr	iption		
command has fi	inished executing	GPDMA1 unit thereafter. For exar g, the GPDMA1 unit will add 16 to and Skip16 bits of the Dest comm	o the register so it will point
This is a dword	-aligned byte add	dress. That is, bits 1:0 must be 0b0	0.
This register she	ould not be modi	fied by software unless the GPDN	MA1 unit is disabled.
accessible to the		ess registers, only the GPDMA4 D d mode. The Dest registers for GP r alone.	0
Protected mode.	In protected mod	e, PCI reads return zero and PCI	writes are ignored.
<i>On reset</i> , the val	ue of this registe	r is 0x00000000.	
	Figure 96	. GPDMA1 Dest Address register	

GPDMA2 De	st Address	(Read/Write)	Base1+0xAC
31			2 1 0
		GPDMA2 Dest. Address [31:2]	00
		30	2
Bit Field	Description	1	
31:0	GPDMA2 De	st Address.	
Register Desc	ription		
This register co description of	•	er to a list of GPDMA2 destination co egister.	ommands. See the
Protected mode.	In protected m	node, PCI reads return zero and PCI	writes are ignored.
<i>On reset</i> , the va	lue of this regi	ster is 0x00000000.	

# Figure 97. GPDMA2 Dest Address register



GPDMA1_2	Arbitration (Read/W	rite)	Base1+0xB0
31	16	15	0
	GPDMA2 Time Slice	GPDMA1 Time Slic	e
	16	16	
Bit Field	Description		
31:16	<i>GPDMA2 Time Slice</i> . The amount control to GPDMA1.	of time that GPDMA2 can run	before relinquishing
15:0			
Register Desc	ription		
0	ets the time-slice arbitration between clock cycles. When a time slice		

unit is 16 system clock cycles. When a time slice expires, control will pass to the other GPDMA unit after current command has completed.

If one of the GPDMA units is disabled or idle, such as when it is waiting for the Source Valid bit to be set in the command, it relinquishes its time slice without waiting for a timeout.

Under no circumstances must the time slice value for either GPDMA be less than the value of the "Poll Timer" of the GPDMA1\_2 Config register. Setting either GPDMA1 time slice or GPDMA2 time slice to a value less than the "Poll Timer" value will disable that GPDMA from ever getting an opportunity to transfer data.

Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.

*On reset,* the value of this register is 0x0000000.

Figure 98. GPDMA1\_2 Arbitration register



GPD	MA1_2 Config (Read/Write) Base1+0xB4			
31	30 29 28 27 26 25 24 23 21 20 16 15 14 13 12 11 10 9 8 7 5 4 3 2 1 0			
- Src. Adr. Fmt.	Image: second			
◀-	GPDMA2 GPDMA1			
Bits	Description			
31	<i>GPDMA2 Source Address Format.</i> Selects address type for the GPDMA2 Source Address register. 1 = MIPS address, 0 = PCI address.			
30	<i>GPDMA2</i> Dest <i>Address Format.</i> Selects address type for the GPDMA2 Dest Address register. 1 = MIPS address, $0 = PCI$ address.			
29	GPDMA2 Source Command Format. Selects endianness for GPDMA2 Source data.			
	1 = big-endian, $0 = $ little-endian. Applies to commands only. **			
28	GPDMA2 Dest Command Format. Selects endianness for GPDMA2 Dest data.			
	1 = big-endian, $0 =$ little-endian. Applies to commands only. **			
27	<i>GPDMA2 Software Last.</i> 1 = Software Last mode, 0 = Hardware Last mode. Applies only to Dest commands, and only in Data mode. There are two ways of dealing with buffer fragmentation on the Dest side. In Software Last mode, the Last bit in Dest commands is set by software to indicate the final fragment of an output buffer. The GPDMA unit never alters the Last bit on Dest commands in this mode. Software Last mode is used when the host's operating system (for example, Windows NT) allocates fragmented memory buffers to be used as a single virtual buffer. A separate Dest Command must be created to point to each buffer fragment and give its size.			
	In Hardware Last mode, the GPDMA unit ignores the initial state of the Last bit in Dest commands. If the data overflows the data buffer of the current command, the GPDMA unit clears the Last bit in the current Dest command, advances to the next Dest command, and begins writing to its buffer. When the last byte of data is written, the GPDMA unit sets the Last bit of the final Dest command. Hardware Last mode is typically used where the OS returns non-fragmented buffers.			
26	<i>GPDMA2 Message Mode</i> . Determines the mode of GPDMA2. 0 = Data mode, 1 = Message mode.			
25	<i>GPDMA2 Write32 Mode</i> . Write32 mode specifies that, on commands with the Source Last bit set, the 32-bit data in Source Param 0 is written to the 32-bit address in Source Param 1. This is a flexible semaphore and control mechanism.			
	1 = Write32 mode enabled, $0 =$ Write32 mode disabled.			
24	<i>Force GPDMA2 Source to PCI.</i> Force all Source command addresses on GPDMA2 to be PCI addresses, regardless of where they fall in the memory map. $1 = $ force, $0 = $ don't force.			
23:21				
20:16	<i>GPDMA1_2 Poll Timer.</i> Sets the polling frequency for GPDMA1 and GPDMA2. This is the rate at which the Valid bits in the Source and Dest commands are tested, in units of 16 engine clock cycles. <b>The value of this timer must always be less than either of GPDMA1 time slice or</b>			
	GPDMA2 time slice for correct operation.			
15	<i>GPDMA1 Source Address Format.</i> Selects address type for the GPDMA1 Source Address register. 1 = MIPS address, 0 = PCI address.			



GPD	MA1_2 Config (Read/Write)	Base1+0xB4		
14	GPDMA1 Dest Address Format. Selects address type for the GPDM	IA1 Dest Address register. 1		
	= MIPS address, 0 = PCI address.			
13	GPDMA1 Src. Command Format. Selects endianness for GPDMA1	Source data.		
	1 = big-endian, $0 =$ little-endian. Applies to commands only. **			
12	GPDMA1 Dest Command Format. Selects endianness for GPDMA	1 Dest data.		
	1 = big-endian, 0 = little-endian. Applies to commands only. **			
11	GPDMA1 Software Last. 1 = Software Last mode, 0 = Hardware Last mode.			
10	<i>GPDMA1Message Mode.</i> Determines the mode of GPDMA1. 0 = Data mode, 1 = Message mode.			
9	GPDMA1 Write32 Mode. Write32 mode specifies that, on command			
	set, the 32-bit data in Source Param 0 is written to the 32-bit address	s in Source Param 1. This is a		
	flexible semaphore and control mechanism.			
-	1 = Write32 mode enabled, $0 =$ Write32 mode disabled.			
8	Force GPDMA1 Source to PCI. Force all Source command addresse			
	addresses, regardless of where they fall in the memory map. $1 = $ for			
7:5	GPDMA1 Invalid Poll Timer. This three-bit field determines how fr			
	polled to see if the Valid bit has been set. Polling will occur accordin Timer field, whichever gives the longer interval. This is used to redu			
	while waiting for a valid descriptor, while polling more frequently v			
	available. This field is encoded as follows (in terms of engine clock			
	0 = 0 cycles, $1 = 256$ cycles, $2 = 512$ cycles, $3 = 768$ cycles	eyeles).		
	4 = 1024 cycles, $5 = 1280$ cycles, $6 = 1536$ cycles, $7 = 1792$ cycle	es.		
4	Force GPDMA2 Data to PCI. Force data buffer accesses to the PCI			
	fall in the memory map. $1 = $ force, $0 = $ don't force.	, 2		
3	Force GPDMA1 Data to PCI. Force data buffer accesses to the PCI	bus, regardless of where they		
	fall in the memory map. $1 = $ force, $0 = $ don't force.			
2	<i>GPDMA2 Enable.</i> $1 = GPDMA2$ enabled, $0 = GPDMA2$ disabled.			
1	GPDMA1 Enable. 1 = GPDMA1 enabled, 0 = GPDMA1 disabled.			
0	GPDMA1_2 Reset. Resets GPDMA1 and GPDMA2. 0 = reset, 1 = 0	don't reset. This should not		
	be performed until both engines have been disabled for one millisecond.			
This re	gister sets the operating parameters for GPDMA1 and GPDMA	A2.		
** Setti	ng any of these bits to 1 has no effect on data stored in the GPR	AM. They only affect		
	the PCI memory space.	- J - J		
Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.				
On reset, the value of this register is 0x00000000.				

# Figure 99. GPDMA1\_2 Config register



GPDM	IA1_2 Status (Read/Write)	Base1+0xB8		
31 30 29 28 27 26 25 24 22 21 20 19 18 17 16 14 13 12 11 10 9 6 5 4 3 2 1 0				
Reserved 2	Best Abort       and Construction       and Constr	Build Stress     Stress       Build Stress     Build Stress       Build Stress     Stress		
Bit Field	Description	. <u>.</u>		
31:30	Reserved. Must be set to zero.			
29	<i>GPDMA2</i> Dest <i>Abort</i> . 1 = A PCI Initiator Abort or Target Abort occurred. 0 = No abort has			
	occurred			
28	GPDMA2 Dest Done. 1 = A Dest command has comp	leted. $0 = No$ Dest command has		
	completed.			
27	<i>GPDMA2 Dest Last.</i> 1 = A Dest Last bit of one has be	een encountered. $0 = No$ Dest Last bit of		
	one has been encountered.			
26	GPDMA2 Dest Waiting. 1 = The GPDMA unit is wait	0		
25	become nonzero on Dest $0 =$ the GPDMA unit is not v			
25	<i>GPDMA2 Dest Overflow</i> . 1 = The Dest data buffer ov was lost. 0 = No overflow occurred. Overflow is a me			
	mode. Overflow takes place when there is more data t			
	buffer, but the Dest Last bit is set, indicating that the C			
	command's buffer for the remaining data.			
24:22	<i>Reserved.</i> Must be set to zero.			
21	<i>GPDMA1</i> Dest <i>Abort</i> . 1 = A PCI Initiator Abort or Target Abort occurred. 0 = No abort has			
20	occurred <i>GPDMA1</i> Dest <i>Done</i> . 1 = A Dest command has completed. 0 = No Dest command has			
	completed.			
19	GPDMA1 Dest Last. 1 = A Dest Last bit of one has be	een encountered. $0 = No$ Dest Last bit of		
	one has been encountered.			
18	GPDMA1 Dest Waiting. 1 = The GPDMA unit is waiting for a Source Valid bit or Bytecount to			
	become nonzero on Dest 0 = the GPDMA unit is not waiting for Dest Valid or Bytecount.			
17	<i>GPDMA1 Dest Overflow</i> . 1 = The Dest data buffer ov			
	was lost. $0 = No$ overflow occurred. Overflow is a me			
	mode. Overflow takes place when there is more data t buffer, but the Dest Last bit is set, indicating that the C			
	command's buffer for the remaining data.	ST DWA unit is not to use the next		
16:14	Reserved. Must be set to zero.			
13	<i>GPDMA2 Source Abort.</i> 1 = A PCI Initiator Abort or T	Target Abort occurred. 0 = No abort has		
_	occurred			
12	GPDMA2 Source Done. 1 = A Source command has c	completed. $0 = No$ Dest command has		
	completed.			
11	GPDMA2 Source Last. 1 = A Source Last bit of one has	as been encountered. $0 = No$ Dest Last		
10	bit of one has been encountered.	the first from the second state of the second		
10	GPDMA2 Source Waiting. 1 = The GPDMA unit is waiting for a Source Valid bit or Bytecount			
0.6	to become nonzero on Dest 0 = the GPDMA unit is not waiting for Source Valid or Bytecount.			
9:6 5	<i>Reserved.</i> Must be set to zero. <i>GPDMA1 Source Abort.</i> 1 = A PCI Initiator Abort or Target Abort occurred. 0 = No abort has			
5	occurred			
4	<i>GPDMA1 Source Done</i> . 1 = A Source command has c	completed. $0 = No$ Dest command has		
•		r r r r r r r r r r r r r r r r r r r		



GPDN	IA1_2 Status (Read/Write)	Base1+0xB8	
	completed.		
3	GPDMA1 Source Last. 1 = A Source Last bit of one has been encountered.	0 = No Dest Last	
	bit of one has been encountered.		
2	GPDMA1 Source Waiting. 1 = The GPDMA unit is waiting for a Source Va		
	to become nonzero on Dest $0 =$ the GPDMA unit is not waiting for Source	Valid or Bytecount.	
1	MIPS Write Error. A fatal error occurred during a MIPS write to PCI.		
0	MIPS Read Error. A fatal error occurred during a MIPS read from PCI.		
This register reports the status of GPDMA1 and GPDMA2. All bits in this register are			
persistent. Once set, they remain set until cleared. To clear a bit, write a one to this register in			
the desired bit position. For example, to clear the GPDMA1 Source Done bit, write a 1 to bit 4			
of this register. Writing a zero has no effect on the corresponding register bit.			
This register is intended to support interrupt service routines. If software polling is necessary,			
the Global Status register should be polled instead.			
Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.			
On reset, the value of this register is 0x00000000.			

Figure 100. GPDMA1\_2 Status register



GPDMA1_2 Interrupt Enable (Read/Write) Base1+0xBC			
31 30	29 28 27 26 25 24 22 21 20 19 18 17 16 14 13 12 11 10 9 6 5 4 3 2 1 0		
Reserved	Dest Abort           Dest Dore           Dest Uating           Dest Waiting           Dest Overflow           Dest Last           Dest Overflow           Dest Last           Dest Variting           Src. Abort           Src. Last           Proverflow           Post Variting           Src. Last           Src. Last           Src. Last           Src. Last           Src. Waiting           MPS Rd. Err.		
2	1 1 1 1 1 3 1 1 1 1 3 1 1 1 1 1 4 1 1 1 1		
Bit Field	Description		
31:30	Reserved. Must be set to zero.		
29	GPDMA2 Dest Abort.		
28	GPDMA2 Dest Done.		
27	GPDMA2 Dest Last.		
26	GPDMA2 Dest Waiting.		
25	GPDMA2 Dest Overflow.		
24:22	Reserved. Must be set to zero.		
21	GPDMA1 Dest Abort.		
20	GPDMA1 Dest Done.		
19	GPDMA1 Dest Last.		
18	GPDMA1 Dest Waiting.		
17	GPDMA1 Dest Overflow.		
16:14	Reserved. Must be set to zero.		
13	GPDMA2 Source Abort.		
12	GPDMA2 Source Done.		
11	GPDMA2 Source Last.		
10	GPDMA2 Source Waiting.		
9:6	Reserved. Must be set to zero.		
5	GPDMA1 Source Abort.		
4	GPDMA1 Source Done.		
3	GPDMA1 Source Last.		
2	GPDMA1 Source Waiting.		
1	MIPS Write Error.		
0	MIPS Read Error.		
	ster enables interrupts on the selected conditions. Its structure is the same as the		
	1_2 Status register. A one bit enables the selected interrupt, and a zero bit disables it.		
	rupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS		
Config register.			
Protected	<i>mode.</i> In protected mode, PCI reads return zero. PCI writes are ignored.		
On reset, the value of this register is 0x00000000.			

Figure 101. GPDMA1\_2 Interrupt Enable register



PCI BAR0 Sł	hadow (Read Only)	Base1+0xC0
31		0
	PCI BAR0 Shadow	
	32	
Bit Field	Description	
31:0	BARO Shadow. Contains a Read Only copy of the PCI Ba device.	ase Address 0 pointer for this
Register Desc	cription	
<i>Protected mode.</i> This Read Only register is fully accessible in both protected and unprotected modes.		
On reset the va	alue of this register is undefined	

*On reset,* the value of this register is undefined.

#### Figure 102. PCI BAR0 Shadow register

PCI BAR1 Sh	adow (Read Only)	Base1+0xC4	
31		0	
	PCI BAR1 Shadow		
-	32		
<b>Bit Field</b>	Description		
31:0	BAR1 Shadow. Contains a Read Only copy of the PCI Base Addre device.	ess 1 pointer for this	
Register Desci	ription		
<i>Protected mode.</i> This Read Only register is fully accessible in both protected and unprotected modes.			
<i>On reset,</i> the va	lue of this register is undefined.		

Figure 103. PCI BAR1 Shadow register



PCI BAR2 Sha	dow (Read Only)	Base1+0xC8
31		0
	PCI BAR2 Shadow	
	32	
Bit Field	Description	
31:0	<i>BAR2 Shadow.</i> Contains a Read Only copy of the PCI Base A device.	ddress 2 pointer for this
Register Descr	iption	
Protected mode. T modes.	This Read Only register is fully accessible in both protecte	d and unprotected

*On reset,* the value of this register is undefined.

#### Figure 104. PCI BAR2 Shadow register

SDRAM Config (Read Only) Base		Base1+0xCC		
31		0		
	SDRAM Config			
	32			
Bit Field	Description			
31:0	<i>SDRAM Config.</i> Contains a Read Only copy of the EEPR configuration parameters.	OM SDRAM timing and		
Register Description				
Protected mode. I	n protected mode, this register is accessible only to the	e MIPS processor.		
· •	<i>On reset</i> , bits [30:16] are loaded from EEPROM address 0x11 (bit [31] is forced to one). Bits [14:0] are loaded from EEPROM address 0x10 (bit [15] is forced to one).			

Figure 105. SDRAM Config register



GPDMA3 Sour	rce Address (Read/Write)	Base1+0xD0		
31		2 1 0		
	GPDMA3 Source Address	00		
	30	2		
Bit Field	Description			
31:0	GPDMA3 Source Address.			
Register Description				
This register contains a pointer to a list of GPDMA3 source commands. See the description of the GPDMA1 Source Address register for details.				
Unlike the GPDMA1 Source Address register, this register is not accessible to PCI in protected mode.				
Protected mode. In protected mode, PCI reads return zero and PCI writes are ignored.				
<i>On reset,</i> the value of this register is 0x00000000.				

#### Figure 106. GPDMA3 Source Address register

GPDMA4 Sour	rce Address	(Read/Write)	Base1+0xD4		
31			2 1 0		
		GPDMA4 Source Address	00		
		30	2		
Bit Field	Description				
31:0	GPDMA4 Source A	ddress.			
Register Descri	Register Description				
This register contains a pointer to a list of GPDMA4 source commands. See the description of the GPDMA1 Source Address register for details.					
Unlike the GPDMA1 Source Address register, this register is not accessible to PCI in protected mode.					
Protected mode. I	<i>Protected mode.</i> In protected mode, PCI reads return zero and PCI writes are ignored.				

*On reset,* the value of this register is 0x0000000.

#### Figure 107. GPDMA4 Source Address register



GPDMA3 Dest	Address	(Read/Write)	Base1+0xD8	
31			2 1 0	
		GPDMA3 Dest Address	00	
	[	30	2	
Bit Field	Description			
31:0	GPDMA3 Dest Aa	ldress.		
Register Descri	iption			
software, and is command has fi to the next comm register.	updated by the G nished executing, nand. The Jump a	a list of GPDMA3 destination PDMA3 unit thereafter. For ex the GPDMA3 unit will add 16 nd Skip16 bits of the Dest com	ample, once the current to the register so it will point mand can also affect this	
This register contains a byte address. Any byte address is valid; there are no alignment restrictions on GPDMA commands.				
This register sho	ould not be modifi	ied by software unless the GPD	MA3 unit is disabled.	
accessible to the		s registers, only the GPDMA4 mode. The Dest registers for G alone.		
Protected mode. In protected mode, PCI reads return zero and PCI writes are ignored.				
<i>On reset,</i> the value of this register is 0x00000000.				

### Figure 108. GPDMA3 Dest Address register

GPDMA4 Des	st Address	(Read/Write)	Base1+0xDC	
31			2 1 0	
		GPDMA4 Dest Address	00	
		30	2	
Bit Field	Description	1		
31:0	GPDMA4 De	st Address.		
Register Desc	Register Description			
This register contains a pointer to a list of GPDMA4 destination commands. See the description of the GPDMA3 Dest Address register. Unlike the GPDMA3 Dest Address register, however, this register is accessible to PCI in protected mode.				
<i>Protected mode.</i> This register is fully accessible to PCI in both protected and unprotected modes.				
<i>On reset,</i> the va	lue of this regi	ster is 0x00000000.	-	

### Figure 109. GPDMA4 Dest Address register



GPDMA3_4	Arbitration	(Read/Write)	Base1+0xE0
31		16 15	0
	GPDMA4 Time Slice		GPDMA3 Time Slice
•	16		16
Bit Field	Description		
31:16	GPDMA4 Time Slice control to GPDMA3		GPDMA4 can run before relinquishing
15:0	GPDMA3 Time Slice control to GPDMA4		GPDMA3 can run before relinquishing
Register Desc	ription		
unit is 16 syste		a time slice expires, con	A3 and GPDMA4. The time-slice ntrol will pass to the other GPDMA
If one of the GPDMA units is disabled or idle, such as when it is waiting for the Source Valid bit to be set in the command, it relinquishes its time slice without waiting for a timeout.			
Under no circumstances must the time slice value for either GPDMA be less than the value of the "Poll Timer" of the GPDMA3_4 Config register. Setting either GPDMA3 time slice or GPDMA4 time slice to a value less than the "Poll Timer" value will disable that GPDMA from ever getting an opportunity to transfer data.			
Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.			
<i>On reset,</i> the value of this register is 0x0000000.			

Figure 110. GPDMA3\_4 Arbitration register



GPDM	A3_4 Config (Read/Write)	Base1+0xE4
31 30	29 28 27 26 25 24 23 21 20 16 15 14 13 12 11 10 9 8 7	5 4 3 2 1 0
Src. Adr. Fmt. DSt. Adr. Fmt.	Image: Construction of the sector of the	I I I I I I I I I I I I I I I I I I I
◀	GPDMA4 GPDMA3 GPDMA3	
Bits	Description	
31	<i>GPDMA4 Source Address Format.</i> Selects address type for the GPDI register. 1 = MIPS address, 0 = PCI address.	MA4 Source Address
30	<i>GPDMA4</i> Dest <i>Address Format.</i> Selects address type for the GPDMA $1 = MIPS$ address, $0 = PCI$ address.	A4 Dest Address register.
29	<i>GPDMA4 Src. Command Format.</i> Selects endianness for GPDMA4 States 1 = big-endian, 0 = little-endian. Applies to commands only. **	Source data.
28	<i>GPDMA4 Dest Command Format.</i> Selects endianness for GPDMA4 1 = big-endian, 0 = little-endian. Applies to commands only. **	Dest data.
27	<i>GPDMA4 Software Last.</i> 1 = Software Last mode, 0 = Hardware Last Applies only to Dest commands, and only in Data mode. There are tw buffer fragmentation on the Dest side. In Software Last mode, the La is set by software to indicate the final fragment of an output buffer. T alters the Last bit on Dest commands in this mode. Software Last mo operating system (for example, Windows NT) allocates fragmented n as a single virtual buffer. A separate Dest Command must be created fragment and give its size. In Hardware Last mode, the GPDMA unit ignores the initial state of the commands. If the data overflows the data buffer of the current comm clears the Last bit in the current Dest command, advances to the next begins writing to its buffer. When the last byte of data is written, the	wo ways of dealing with st bit in Dest commands the GPDMA unit never de is used when the host's nemory buffers to be used to point to each buffer the Last bit in Dest and, the GPDMA unit Dest command, and
26	bit of the final Dest command. Hardware Last mode is typically used non-fragmented buffers. <i>GPDMA4 Message Mode</i> . Determines the mode of GPDMA4. 0 = D	
	mode.	
25	<i>GPDMA4 Write32 Mode</i> . Write32 mode specifies that, on commands set, the 32-bit data in Source Param 0 is written to the 32-bit address is a flexible semaphore and control mechanism. 1 = Write32 mode enabled, 0 = Write32 mode disabled.	
24	<i>Force GPDMA4 Dest to PCI.</i> Force all GPDMA Dest accesses to the where they fall in the memory map. $1 = \text{force}, 0 = \text{don't force}.$	PCI bus, regardless of
23:21	<i>GPDMA4 Invalid Poll Timer.</i> This three-bit field determines how free be polled to see if the Valid bit has been set. Polling will occur accord Poll Timer field, whichever gives the longer interval. This is used to polling while waiting for a valid descriptor, while polling more frequ descriptors are available. This field is encoded as follows (in terms of 0 = 0 cycles, $1 = 256$ cycles, $2 = 512$ cycles, $3 = 768$ cycles 4 = 1024 cycles, $5 = 1280$ cycles, $6 = 1536$ cycles, $7 = 1792$ cycles	ding to this field or the reduce the frequency of ently when valid f engine clock cycles):
20:16	GPDMA3_4 Poll Timer. Sets the polling frequency for GPDMA3 and rate at which the Valid bits in the Source and Dest commands are test clock cycles. The value of this timer must always be less than eit slice or GPDMA4 time slice for correct operation.	d GPDMA4. This is the ted, in units of 16 engine
15	<i>GPDMA3 Source Address Format.</i> Selects address type for the GPDI register. 1 = MIPS address, 0 = PCI address.	MA3 Source Address



GPDM	A3_4 Config	(Read/Write)	Base1+0xE4
14			e GPDMA3 Dest Address register. ormed until both engines have been
13		<i>Format.</i> Selects endianness for GF endian. Applies to commands only.	
12		<i>l Format</i> . Selects endianness for G endian. Applies to commands only.	
11		1 = Software Last mode, $0 = $ Hardw	
10	GPDMA3 Message Mode mode.	. Determines the mode of GPDMA	A3. $0 = Data mode, 1 = Message$
9	set, the 32-bit data in Sou is a flexible semaphore ar	Write32 mode specifies that, on correct Param 0 is written to the 32-bit ad control mechanism. d, $0 =$ Write32 mode disabled.	
8	Force GPDMA3 Dest to I	<i>PCI</i> . Force all GPDMA3 Dest accenter map. 1 = force, 0 = don't force	
7:5	be polled to see if the Vali Poll Timer field, whichev polling while waiting for descriptors are available. 0 = 0 cycles, $1 = 256$ cycl	<i>ner.</i> This three-bit field determines id bit has been set. Polling will occ er gives the longer interval. This is a valid descriptor, while polling mo This field is encoded as follows (in les, $2 = 512$ cycles, $3 = 768$ cyc 0 cycles, $6 = 1536$ cycles, $7 = 17$	sur according to this field or the s used to reduce the frequency of ore frequently when valid a terms of engine clock cycles): cles
4	where they fall in the mer	nory map. $1 = $ force, $0 = $ don't forc	
3		<i>PCI</i> . Force all data buffers on GPD nemory map. $1 = $ force, $0 = $ don't force, $0 = $ d	MA3 to be the PCI bus, regardless force.
2		DMA4 enabled, $0 = GPDMA4$ disa	
1	GPDMA3 Active. 1 = GPI	DMA3 enabled, $0 = GPDMA3$ disa	abled.
0		s GPDMA3 and GPDMA4. 0 = res both engines have been disabled f	
This regi	ster sets the operating pa	arameters for GPDMA3 and GP	DMA4.
	g any of these bits to 1 ha he PCI memory space.	s no effect on data stored in the	GPRAM. They only affect
Protected	<i>mode.</i> In protected mode	, PCI reads return zero. PCI wri	ites are ignored.
On reset,	the value of this register	is 0x00000000.	

### Figure 111. GPDMA3\_4 Config register



GPDM	A3_4 Status (Read/Write)	Base1+0xE8
31 3	0 29 28 27 26 25 24 22 21 20 19 18 17 16 14 13 12 11 10 9	6 5 4 3 2 1 0
Reserved 7	Constraint     Constraint       Constraint     Constraint	L Luqy 2.35 but tsen 2.35 but
Bit Field	Description	
31:30	Reserved. Must be set to zero.	
29	GPDMA4 Dest Abort. 1 = A PCI Initiator Abort or Target Abort occ	urred. $0 = No$ abort has
	occurred	
28	<i>GPDMA4</i> Dest <i>Done</i> . $1 = A$ Dest command has completed. $0 = No$	Dest command has
	completed.	
27	GPDMA4 Dest Last. 1 = A Dest Last bit of one has been encountered	ed. $0 = No$ Dest Last bit of
	one has been encountered.	
26	GPDMA4 Dest Waiting. 1 = The GPDMA unit is waiting for a Dest	Valid bit or Bytecount to
	become nonzero on Dest. $0 =$ the GPDMA unit is not waiting for De	
25	<i>GPDMA4 Dest Overflow</i> . 1 = The Dest data buffer overflowed and	
	was lost. $0 = No$ overflow occurred. Overflow is a meaningful cond	
	mode. Overflow takes place when there is more data than will fit in	
	buffer, but the Dest Last bit is set, indicating that the GPDMA unit i	s not to use the next
	command's buffer for the remaining data.	
24:22	Reserved. Must be set to zero.	
21	<i>GPDMA3</i> Dest <i>Abort</i> . 1 = A PCI Initiator Abort or Target Abort occ	urred. $0 = No$ abort has
20	occurred	Dest services 1 here
20	<i>GPDMA3</i> Dest <i>Done</i> . $1 = A$ Dest command has completed. $0 = No^{-1}$	Dest command has
19	completed. GPDMA3 Dest Last. 1 = A Dest Last bit of one has been encountered	$d_{0} = N_{0} Dest I ast hit of$
19	one has been encountered.	d. 0 – No Dest Last off of
18	GPDMA3 Dest Waiting. 1 = The GPDMA unit is waiting for a Sour	ce Valid bit or Bytecount to
10	become nonzero on Dest. $0 =$ the GPDMA unit is waiting for d source become nonzero on Dest. $0 =$ the GPDMA unit is not waiting for Dest.	
17	GPDMA3 Dest Overflow. 1 = The Dest data buffer overflowed and	
	was lost. $0 = No$ overflow occurred. Overflow is a meaningful cond	5
	mode. Overflow takes place when there is more data than will fit in	
	buffer, but the Dest Last bit is set, indicating that the GPDMA unit i	s not to use the next
	command's buffer for the remaining data.	
16:14	Reserved. Must be set to zero.	
13	<i>GPDMA4 Source Abort.</i> 1 = A PCI Initiator Abort or Target Abort o	ccurred. $0 = No$ abort has
	occurred	N. D
12	<i>GPDMA4 Source Done</i> . $1 = A$ Source command has completed. $0 = 1 + 1$	No Dest command has
11	completed.	
11	<i>GPDMA4 Source Last.</i> 1 = A Source Last bit of one has been encou	ntered. $U = No$ Dest Last
10	bit of one has been encountered.	was Valid hit or D-tasa-
10	<i>GPDMA4 Source Waiting.</i> $1 =$ The GPDMA unit is waiting for a So	5
9:6	to become nonzero on Dest. 0 = the GPDMA unit is not waiting for <i>Reserved</i> . Must be set to zero.	Source vanu of Dytecount.
9.0 5	<i>GPDMA3 Source Abort.</i> 1 = A PCI Initiator Abort or Target Abort o	courred $0 = N_0$ abort has
5	occurred	counter. v = inv about has



GPDM	A3_4 Status (Read/Write)	Base1+0xE8					
4	<i>GPDMA3 Source Done.</i> $1 = A$ Source command has completed. $0 = No I$ completed.	Dest command has					
3	<i>GPDMA3 Source Last.</i> 1 = A Source Last bit of one has been encountered bit of one has been encountered.	1. 0 = No Dest Last					
2	<i>GPDMA3 Source Waiting.</i> 1 = The GPDMA unit is waiting for a Source to become nonzero on Dest. 0 = the GPDMA unit is not waiting for Source Source Source Networks and the second						
1:0	Reserved. Must be set to zero.						
0	ister reports the status of GPDMA3 and GPDMA4. All bits in this reg nt. Once set, they remain set until cleared. To clear a bit, write a one t	<i>,</i>					
	ed bit position. For example, to clear the GPDMA3 Source Done bit, gister. Writing a zero has no effect on the corresponding register bit						
This register is intended to support interrupt service routines. If software polling is necessary, the Global Status register should be polled instead.							
Protected	Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.						
On reset,	<i>On reset,</i> the value of this register is 0x00000000.						

## Figure 112. GPDMA3\_4 Status register



GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.	GPDM	GPDMA3_4 Interrupt Enable(Read/Write)Base1+0xEC								
Bit       Description         Field       Image: CPDMA3 ->Image: Image: CPDMA4 Dest Abort.         29       GPDMA4 Dest Abort.         28       GPDMA4 Dest Abort.         29       GPDMA4 Dest Abort.         26       GPDMA4 Dest Vaiting.         25       GPDMA4 Dest Overflow.         24:22       Reserved. Must be set to zero.         21       GPDMA3 Dest Abort.         20       GPDMA3 Dest Done.         19       GPDMA3 Dest Done.         19       GPDMA3 Dest Last.         18       GPDMA3 Dest Vaiting.         17       GPDMA4 Source Abort.         12       GPDMA3 Dest Overflow.         14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Cast.         10       GPDMA4 Source Abort.         11       GPDMA4 Source Abort.         2       GPDMA3 Source Abort.         3       GPDMA4 Source Cast.         2       GPDMA3 Source Cast.         3       GPDMA3 Source Cast.         2       GPDMA3 Source Cast.         3       GPDMA3 Source Cast.	31 3	20 29 28 27 26 25 24 22 21 20 19 18 17 16 14 13 12 11 10 9 6 5 4 3 2 1 0								
Image: Second State Sta	Reserved									
Field31:30Reserved. Must be set to zero.29GPDMA4 Dest Abort.28GPDMA4 Dest Last.26GPDMA4 Dest Vasiting.25GPDMA4 Dest Overflow.24:22Reserved. Must be set to zero.21GPDMA3 Dest Abort.20GPDMA3 Dest Last.21GPDMA3 Dest Last.20GPDMA3 Dest Last.18GPDMA3 Dest Vasiting.17GPDMA3 Dest Vasiting.17GPDMA3 Dest Overflow.16:14Reserved. Must be set to zero.13GPDMA4 Source Abort.12GPDMA4 Source Abort.11GPDMA4 Source Abort.12GPDMA4 Source Done.11GPDMA4 Source Last.10GPDMA3 Source Maiting.9:6Reserved. Must be set to zero.3GPDMA3 Source Vasiting.9:6Reserved. Must be set to zero.3GPDMA3 Source Last.2GPDMA3 Source Last.2GPDMA3 Source Vasiting.1:0Reserved. Must be set to zero.3GPDMA3 Source Last.2GPDMA3 Source Last.2GPDMA3 Source Last.2GPDMA3 Source Vasiting.1:0Reserved. Must be set to zero.11This register enables interrupts on the selected conditions. Its structure is the same as theGPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPSConfig register.P										
29       GPDMA4 Dest Abort.         28       GPDMA4 Dest Done.         27       GPDMA4 Dest Last.         26       GPDMA4 Dest Vaiting.         25       GPDMA4 Dest Voerflow.         24:22       Reserved. Must be set to zero.         21       GPDMA3 Dest Abort.         20       GPDMA3 Dest Abort.         20       GPDMA3 Dest Last.         18       GPDMA3 Dest Vaiting.         17       GPDMA3 Dest Overflow.         16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Last.         10       GPDMA4 Source Done.         11       GPDMA4 Source Done.         12       GPDMA4 Source Done.         13       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Done.         3       GPDMA3 Source Done.         3       GPDMA3 Source Done.         3       GPDMA3 Source Cone.         10       Reserved. Must be set to zero.         5       GPDMA3 Source Cone.         10       Reserved. Must be set to zero.         This register enables interr		Description								
28       GPDMA4 Dest Done.         27       GPDMA4 Dest Last.         26       GPDMA4 Dest Waiting.         25       GPDMA4 Dest Overflow.         24:22       Reserved. Must be set to zero.         21       GPDMA3 Dest Abort.         20       GPDMA3 Dest Last.         19       GPDMA3 Dest Last.         18       GPDMA3 Dest Verflow.         16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Done.         12       GPDMA4 Source Last.         10       GPDMA4 Source Done.         11       GPDMA4 Source Cone.         12       GPDMA4 Source Cone.         13       GPDMA3 Source Abort.         4       GPDMA3 Source Cone.         5       GPDMA3 Source Cone.         3       GPDMA3 Source Cone.         3       GPDMA3 Source Cone.         3       GPDMA3 Source Cone.         10       Reserved. Must be set to zero.         5       GPDMA3 Source Cone.         10       Reserved. Must be set to zero.         11       Reserved. Must be set to zero.         12       R										
27       GPDMA4 Dest Last.         26       GPDMA4 Dest Waiting.         25       GPDMA4 Dest Overflow.         24:22       Reserved. Must be set to zero.         21       GPDMA3 Dest Abort.         20       GPDMA3 Dest Done.         19       GPDMA3 Dest Value.         18       GPDMA3 Dest Value.         17       GPDMA3 Dest Value.         18       GPDMA4 Source Abort.         12       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Done.         12       GPDMA4 Source Last.         10       GPDMA4 Source Last.         10       GPDMA3 Source Last.         10       GPDMA3 Source Done.         3       GPDMA3 Source Done.         3       GPDMA3 Source Cone.         10       Reserved. Must be set to zero.         5       GPDMA3 Source Cone. <t< td=""><td></td><td></td></t<>										
26       GPDMA4 Dest Waiting.         25       GPDMA4 Dest Overflow.         24:22       Reserved. Must be set to zero.         21       GPDMA3 Dest Abort.         20       GPDMA3 Dest Done.         19       GPDMA3 Dest Last.         18       GPDMA3 Dest Vaiting.         17       GPDMA3 Dest Voerflow.         16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Last.         10       GPDMA4 Source Vaiting.         9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Cone.         3       GPDMA3 Source Cone.         3       GPDMA3 Source Vaiting.         1:0       Reserved. Must be set to zero.         5       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the         GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to										
25       GPDMA4 Dest Overflow.         24:22       Reserved. Must be set to zero.         21       GPDMA3 Dest Abort.         20       GPDMA3 Dest Done.         19       GPDMA3 Dest Last.         18       GPDMA3 Dest Variting.         17       GPDMA3 Dest Overflow.         16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Last.         10       GPDMA4 Source Last.         10       GPDMA3 Source Abort.         4       GPDMA3 Source Abort.         4       GPDMA3 Source Abort.         4       GPDMA3 Source Last.         2       GPDMA3 Source Variting.         1:0       Reserved. Must be set to zero.         1:1       Reserved. Must be set to zero.         3       GPDMA3 Source Cast.         2       GPDMA3 Source Variting.         1:0       Reserved. Must be set to zero.         This										
24:22       Reserved. Must be set to zero.         21       GPDMA3 Dest Abort.         20       GPDMA3 Dest Done.         19       GPDMA3 Dest Last.         18       GPDMA3 Dest Vaiting.         17       GPDMA3 Dest Overflow.         16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Last.         10       GPDMA4 Source Vaiting.         9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Vaiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the         GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor,										
21       GPDMA3 Dest Abort.         20       GPDMA3 Dest Done.         19       GPDMA3 Dest Last.         18       GPDMA3 Dest Waiting.         17       GPDMA3 Dest Overflow.         16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Last.         10       GPDMA4 Source Last.         10       GPDMA4 Source Waiting.         9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Cone.         3       GPDMA3 Source Last.         2       GPDMA3 Source Last.         2       GPDMA3 Source Cone.         3       GPDMA3 Source Last.         2       GPDMA3 Source Last.         2       GPDMA3 Source Last.         2       GPDMA3 Source Vaiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the         GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writ										
20       GPDMA3 Dest Done.         19       GPDMA3 Dest Last.         18       GPDMA3 Dest Waiting.         17       GPDMA3 Dest Overflow.         16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Last.         10       GPDMA4 Source Waiting.         9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Done.         3       GPDMA3 Source Done.         3       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Last.         2       GPDMA3 Source Vaiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the         GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
19GPDMA3 Dest Last.18GPDMA3 Dest Waiting.17GPDMA3 Dest Overflow.16:14Reserved. Must be set to zero.13GPDMA4 Source Abort.12GPDMA4 Source Done.11GPDMA4 Source Last.10GPDMA4 Source Waiting.9:6Reserved. Must be set to zero.5GPDMA3 Source Abort.4GPDMA3 Source Done.3GPDMA3 Source Done.3GPDMA3 Source Last.2GPDMA3 Source Done.3GPDMA3 Source Done.3GPDMA3 Source Last.2GPDMA3 Source Vaiting.1:0Reserved. Must be set to zero.This register enables interrupts on the selected conditions. Its structure is the same as theGPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPSConfig register.Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
18       GPDMA3 Dest Waiting.         17       GPDMA3 Dest Overflow.         16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Waiting.         9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Done.         3       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Done.         3       GPDMA3 Source Vaiting.         1:0       Reserved. Must be set to zero.         5       GPDMA3 Source Uast.         2       GPDMA3 Source Vaiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the         GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
17GPDMA3 Dest Overflow.16:14Reserved. Must be set to zero.13GPDMA4 Source Abort.12GPDMA4 Source Done.11GPDMA4 Source Last.10GPDMA4 Source Waiting.9:6Reserved. Must be set to zero.5GPDMA3 Source Abort.4GPDMA3 Source Done.3GPDMA3 Source Last.2GPDMA3 Source Last.2GPDMA3 Source Vaiting.1:0Reserved. Must be set to zero.5GPDMA3 Source Cone.3GPDMA3 Source Vaiting.1:0Reserved. Must be set to zero.This register enables interrupts on the selected conditions. Its structure is the same as theGPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPSConfig register.Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
16:14       Reserved. Must be set to zero.         13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Last.         10       GPDMA4 Source Waiting.         9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Last.         2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         3       GPDMA3 Source Last.         2       GPDMA3 Source Vaiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the         GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS         Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.		6								
13       GPDMA4 Source Abort.         12       GPDMA4 Source Done.         11       GPDMA4 Source Last.         10       GPDMA4 Source Waiting.         9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Last.         2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the         GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS         Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
12       GPDMA4 Source Done.         11       GPDMA4 Source Last.         10       GPDMA4 Source Waiting.         9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the         GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS         Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
11GPDMA4 Source Last.10GPDMA4 Source Waiting.9:6Reserved. Must be set to zero.5GPDMA3 Source Abort.4GPDMA3 Source Done.3GPDMA3 Source Last.2GPDMA3 Source Waiting.1:0Reserved. Must be set to zero.This register enables interrupts on the selected conditions. Its structure is the same as theGPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPSConfig register.Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
10GPDMA4 Source Waiting.9:6Reserved. Must be set to zero.5GPDMA3 Source Abort.4GPDMA3 Source Done.3GPDMA3 Source Last.2GPDMA3 Source Waiting.1:0Reserved. Must be set to zero.This register enables interrupts on the selected conditions. Its structure is the same as theGPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPSConfig register.Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
9:6       Reserved. Must be set to zero.         5       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it. The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
5       GPDMA3 Source Abort.         4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
4       GPDMA3 Source Done.         3       GPDMA3 Source Last.         2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
3       GPDMA3 Source Last.         2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
2       GPDMA3 Source Waiting.         1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it.         The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
1:0       Reserved. Must be set to zero.         This register enables interrupts on the selected conditions. Its structure is the same as the GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it. The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register.         Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.										
This register enables interrupts on the selected conditions. Its structure is the same as the GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it. The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS Config register. <i>Protected mode.</i> In protected mode, PCI reads return zero. PCI writes are ignored.										
Protected mode. In protected mode, PCI reads return zero. PCI writes are ignored.	This register enables interrupts on the selected conditions. Its structure is the same as the GPDMA3_4 Status register. A one bit enables the selected interrupt, and a zero bit disables it. The interrupt is sent to PCI, to the MIPS processor, or both. This is determined by the MIPS									
	U	0								
<i>On reset,</i> the value of this register is 0x00000000.										
e e e e e e e e e e e e e e e e e e e	On reset	, the value of this register is 0x00000000.								

Figure 113. GPDMA3\_4 Interrupt Enable register



Globa	al Status (Read/Write)	Base1+0xF0
31		4 3 2 1 0
- SE Dst. Done	Image: section of the section of	PCI Interrupt MIPS Interrupt SE Interrupt 3_4 Interrupt 1_2 Interrupt
Bit Field	Description	
31	Security Engine Dest Done. The Security Engine's Destination operation has Valid bit has been cleared.	s completed and its
30	<i>Security Engine</i> Dest <i>Waiting</i> . The Security Engine is waiting for the Valid b Dest descriptor.	it to be set in the
29	Security Engine Result Done. The Security Engine's Result operation has conbit has been cleared.	mpleted and its Valid
28	Security Engine Result. Waiting. The Security Engine is waiting for the Valic Result descriptor.	l bit to be set in the
27	Security Engine Source Done. The Security Engine's Source operation has converted bit has been cleared.	ompleted and its
26	<i>Security Engine</i> Dest <i>Waiting</i> . The Security Engine is waiting for the Valid b Source descriptor.	it to be set in the
25	Security Engine Command Done. The Security Engine's Command operation its Valid bit has been cleared.	n has completed and
24	<i>Security Engine Command Waiting</i> . The Security Engine is waiting for the V the Command descriptor.	alid bit to be set in
23	GPDMA4 Dest Done. The GPDMA4 Dest command has completed and its V cleared.	Valid bit has been
22	GPDMA4 Dest Wait. GPDMA4 is waiting for the Valid bit to be set in the D	est command.
21	GPDMA4 Source Done. The GPDMA4 Source command has completed and been cleared.	
20	GPDMA4 Source Wait. GPDMA4 is waiting for the Valid bit to be set in the	Source command.
19	<i>GPDMA3</i> Dest <i>Done</i> . The GPDMA4 Dest command has completed and its V cleared.	
18	GPDMA3 Dest Wait. GPDMA4 is waiting for the Valid bit to be set in the D	est command.
17	GPDMA3 Source Done. The GPDMA4 Source command has completed and been cleared.	l its Valid bit has
16	GPDMA3 Source Wait. GPDMA4 is waiting for the Valid bit to be set in the	Source command.
15	GPDMA2 Dest Done. The GPDMA4 Dest command has completed and its V cleared.	√alid bit has been
14	GPDMA2 Dest Wait. GPDMA4 is waiting for the Valid bit to be set in the De	est command.
13	<i>GPDMA2 Source Done</i> . The GPDMA4 Source command has completed and been cleared.	l its Valid bit has
12	GPDMA2 Source Wait. GPDMA4 is waiting for the Valid bit to be set in the	Source command.
11	<i>GPDMA1</i> Dest <i>Done</i> . The GPDMA4 Dest command has completed and its V cleared.	√alid bit has been
10	GPDMA1 Dest Wait. GPDMA4 is waiting for the Valid bit to be set in the De	est command.
9	GPDMA1 Source Done. The GPDMA4 Source command has completed and been cleared.	l its Valid bit has
8	GPDMA1 Source Wait. GPDMA4 is waiting for the Valid bit to be set in the	Source command.
7	<i>Error</i> . Set on any abort or overflow	



Globa	l Status (Read/Write)	Base1+0xF0				
6	MIPS R/W Error. A fatal error occurred during a MIPS transfer to or from PCI.					
5	Security Pipeline Interrupt. Set when an enabled interrupt occurs.					
4	PCI Interrupt. Set when an enabled interrupt occurs.					
3	MIPS Interrupt. Set when an enabled interrupt occurs.					
2	Security Engine Interrupt. Set when an enabled 7751 interrupt occurs.					
1	GPDMA3_4 Interrupt. Set when an enabled interrupt occurs.					
0	GPDMA1_2 Interrupt. Set when an enabled interrupt occurs.					
This register reports the status of various parts of the 7811. This register, not the Interrupt						

registers, should be used for status polling.

*Protected mode.* In protected mode, PCI reads return zero. PCI writes are ignored.

*On reset,* the value of this register is 0x0000000.

#### Figure 114. Global Status register

Test-and-Set	(Read/Write) Base1+0xF8							
31	25 24 23 17 16 15 9 8 7 1 0							
Reser	ved Reserved Reserve							
7	1 7 1 7 1 7 1							
Bit Field	Description							
31:25	Reserved. Must be set to zero.							
24	<i>Semaphore24</i> . Writing a one to this bit sets it to zero; writing a zero to this bit has no effect.							
23:17	Reserved. Must be set to zero.							
16	<i>Semaphore16</i> . Writing a one to this bit sets it to zero; writing a zero to this bit has no effect.							
15:9	Reserved. Must be set to zero.							
8	<i>Semaphore8</i> . Writing a one to this bit sets it to zero; writing a zero to this bit has no effect.							
7:1	Reserved. Must be set to zero.							
0	<i>Semaphore0</i> . Writing a one to this bit sets it to zero; writing a zero to this bit has no effect.							

#### **Register Description**

This register implements a simple destructive-read semaphore protocol, which would typically be used between the host and MIPS processors.

Reads must be 32 bits wide. Writes can be byte, word, or dword writes. Reading this register returns its current state and then sets all four active bits (Semaphore24, Semaphore16, Semaphore8, and Semaphore0) to one. Writes a one to the active bits clears them; writing zeroes to them has no effect.

*Protected mode.* This register is fully accessible in both protected and unprotected modes. *On reset,* the value of this register is 0x00000000.

#### Figure 115. Test-and-Set register



# **Clock Generation and Reset**

## 9.1 Clock Generation

9

The MIPS\_CLK input is the master clock for the 7811. It serves as the MIPS bus clock and as the input to an internal PLL. This PLL doubles the MIPS\_CLK frequency, and the 2x clock drives the Security Engine, the Context SDRAM interface, and the GPRAM interface. Thus, a 7811 running with a 45 MHz MIPS\_CLK has a 90 MHz Security Engine and 90 MHz SDRAM interfaces.

The MIPS\_CLK must thus be provided whether a MIPS processor is used or not. Because MIPS\_CLK is used as an input to a PLL, it should never be disabled.

PCI\_CLK is the master clock for the PCI interface, which is fully asynchronous to the rest of the 7811. PCI\_CLK should follow the PCI specification for 33 MHz bus operation.

#### 9.2 Reset

PCI\_RST# is the master reset signal for the 7811. PCI\_RST# halts all the internal engines and resets most of the registers, leaving them with the values specified in the individual register descriptions PCI\_RST# should meet the PCI specification for 33 MHz bus operation.





## Testability

### 10.1 NAND Tree

10

The NAND tree in the 7811 starts with signal TEST\_IN0, and ends at signal TEST\_PLLOUT2. To enable this test mode, TEST0, TEST1, and TEST\_IN2 must be set high, and TEST2 must be set low. The order of inputs in the NAND tree is as shown in figure Figure 116.







# **DC Specifications**

### **11.1 Absolute Maximum Ratings**

11

DC Supply Voltage (V <sub>DD</sub> )	-0.3 V to +4.5 V
DC Input Voltage (V <sub>IN</sub> )	-0.3 V to V <sub>DD</sub> +0.3 V
DC Output Voltage (V <sub>OUT</sub> )	-0.3 V to V <sub>DD</sub> +0.3 V
Storage Temperature (T <sub>stg</sub> )	-40°C to +125°C

**<u>Caution</u>:** Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Figure 117. Recommended operating conditions

### **11.2 Recommended Operating Conditions**

DC Supply Voltage (V <sub>DD</sub> )	+3.0V to +3.6V
Operating Temperature (T <sub>A</sub> )	$0^{\circ}C$ to $+70^{\circ}C$
Junction Temperature (T <sub>J</sub> )	$0^{\circ}$ C to $+85^{\circ}$ C

#### Figure 118. Recommended operating conditions

### 11.3 DC Specifications, 3.3V Interfaces

The following specifications are for the 3.3V interfaces. The PCI interface DC specifications are identical to that in the PCI Specification, version 2.1.



Symbol	Parameter	Conditions	Min	Тур	Max	Units
V	Low level input voltage (I, SI)				0.8	V
$V_{IL}$	Clock Input (CI)	-			0.8	V
V	High level input voltage (I,SI)		2.0			V
$V_{\mathrm{IH}}$	Clock Input (CI)		2.4			V
$V_{\rm H}$	Schmitt hysteresis			0.8		V
т	Low level input current (I,SI)	VIN = VSS	-10			μA
$I_{IL}$	With Pull-up (PI)	VDD = 3.6V	-40			μA
т	High level input current	VIN = VDD			10	μA
$I_{IH}$		VDD = 3.3V				-
	Low level output voltage	VDD = 3.0V				
	(02)	IOL = 2mA			0.4	V
V <sub>OL</sub>	(04)	IOL = 4mA			0.4	V
	(06)	IOL = 6mA			0.4	V
	(08)	IOL = 8mA			0.4	V
	High level output voltage	VDD = 3.0V				
	(02)	IOH = -2mA	2.4			V
V <sub>OH</sub>	(04)	IOH = -4mA	2.4			V
	(06)	IOH = -6mA	2.4			V
	(08)	IOH = -8mA	2.4			V
T	High impedance leakage current	VO = VSS	-10			μA
I <sub>OZ</sub>		VDD = 3.6V				-
I <sub>DD</sub>	Quiescent supply current				10	μA
C <sub>IN</sub>	Input capacitance	VDD = 3.3V		2.4		pF
C <sub>OUT</sub>	Output capacitance	VDD = 3.3V		5.6		pF
C <sub>I/O</sub>	Input/Output capacitance	VDD = 3.3V		6.6		pF
PA	Power dissipation	VDD = 3.3V			3.5	Ŵ

Figure 119	. DC electrical	characteristics
------------	-----------------	-----------------

Symbol	Parameter	Conditions
CL2	Load on bus	50 pF
VDD	Supply voltage	$3.3V\pm0.3V$
VSS	Ground potential	0V
TA	Ambient operating temperature	$0^{\circ}$ C to $+70^{\circ}$ C

Figure 120. Test conditions



#### 12

# AC Specifications

Most of the 7811's signals are part of well-defined industry-standard interfaces, and comply to the timing requirements of these interfaces.

# 12.1 Master Clock (MIPS\_CLK) Timing

The master clock for the 7811 is the MIPS\_CLK pin. Its timing is shown in Figure 121. An internal PLL doubles the MIPS\_CLK signal. This frequency-doubled clock is used for the SDRAM interface and Security Engine. The lock time for this PLL is also given in Figure 121.

3.3 volt Clock 0.5 VDD 0.2 VDD 0.2 VDD 0.2 VDD 0.2 VDD 0.2 VDD 0.2 VDD 0.2 VDD 0.2 VDD 0.2 VDD 0.5 V										
Number	Description	Min	Max	Units						
1	t <sub>cyc</sub> , MIPS_CLK Cycle Time	22	40	ns						
2	t <sub>high</sub> , MIPS_CLK High Time	3.5		ns						
3	t <sub>low</sub> , MIPS_CLK Low Time	3.5		ns						
-	MIPS_CLK Rise/Fall Time		4	ns						
-	PLL Lock Time		100	μs						

Figure 121. MIPS\_CLK parameters

## 12.2 PCI Timing

The timing of the 7811's 32-bit, 33 MHz PCI interface is identical to that of the *PCI Local Bus Specification, Revision 2.1.* 

## 12.3 MIPS Interface Timing

The timing of the MIPS interface is compatible with the MIPS R4300 processor. The MIPS interface speed is determined by MIPS\_CLK.

## 12.4 SDRAM Timing

When MIPS\_CLK is run at 45 MHz or less, the timing of the SDRAM interface is compatible with 125 MHz JEDEC-compatible SDRAMs, as given in JEDEC Standard No. 21-C.

The 7811 can also support certain 100 Mhz JEDEC-compatible devices, one of them being the Toshiba TC59S6408BFT-10.



# **Physical Specifications**

# 13.1 Package Dimensions

13




Figure 122. Package dimensions



### THIS PAGE INTENTIONALLY BLANK



# 13.2 Pin Configuration

	А	В	С	D	Е	F	G	н	J	к	L	М	N	
26	MIPS_AD3 1	VDD	VSS	MIPS_AD2 7	MIPS_AD2 4	VSS	VDD	MIPS_AD1 7	PROTECT #	MIPS_CLK	NC	PLL_DGN	VSS	
25	MIPS_AD3 0	MIPS_AD2 9	VSS	VDD		MIPS_AD2 2	MIPS_AD1 9	MIPS_AD1 8	MIPS_EVA LID#	VSS	PLL_DVD	PLL_AGD	VSS	-
24	VSS	VDD	VDD	MIPS_AD2 8	MIPS_AD2 6	MIPS_AD2 1	VDD	MIPS_AD1 6	MIPS_EOK #	VDD	VDD	TEST_PLL OUT1	VDD	-
23	VSS	VSS	VSS	vss	MIPS_AD2 3	MIPS_AD2 0	VSS	MIPS#	VSS	VSS	VDD	PLL_VAA	VSS	-
22	VSS	VSS	VDD	VSS										
21	CDATA0	CDATA15	VSS	VDD										
20	CDATA14	CDATA1	VDD	VSS										
19	CDATA3	CDATA13	CDATA2	CDATA12										
18	VSS	VDD	CDATA11	CDATA4										
17	CDATA5	CDATA10	VDD	VSS										
16	CDATA7	CDATA8	CDATA9	CDATA6										
15	CWE#	CDQML	CDQMH	CCAS#										
14	VDD	VSS	ссік	VSS										
13	CRAS#	CCS#	VDD	VSS										
12	CBA0	CADDR11	CADDR12	NC										
11	CADDR9	CADDR10	CBA1	VDD										
10	VSS	CADDR8	VDD	VSS										
9	VDD	CADDR7	CADDR0	TEST_SCA N										
8	CADDR6	VDD	CADDR1	TEST_PLUN1										
7	VSS	CADDR2	VDD	VSS										
6	NC	CADDR3	CADDR5	TEST_PLUINO										
5	VSS	CADDR4	VDD	TEST_PLL OUTO										,
4	VSS	PCI_AD31	PCI_AD30	VSS	PCI_AD25	VDD	VSS	MODE1	PCI_AD17	VSS	PCI_TRDY #	VSS	PCI_PAR	F
3	PCI_CLK	PCI_RST#	VDD	PCI_AD27	PCI_IDSEL	LED_OUT1	VDD	PCI_AD20	PCI_AD16	VDD	PCI_DEVS EL#	PCI_PERR #	PCI_AD14	F
2	PCI_INTA #	PCI_GNT#	PCI_AD28	VSS	PCI_CBE3 #	VSS	PCI_AD22	PCI_AD19	PCI_CBE2 #	PCI_FRAM E#	PCI_LOCK #	PCI_SERR #	PCI_AD15	Ļ
1	VSS	PCI_REQ#	PCI_AD29	PCI_AD26	PCI_AD24	PCI_AD23	PCI_AD21	PCI_AD18	VSS	PCI_IRDY #	PCI_STOP #	VDD	PCI_CBE1 #	L
	А	В	С	D	Е	F	G	н	J	к	L	М	Ν	

Figure 123. Pin configuration, columns A-N



### 7811 Network Security Processor

Ρ	R	т	U	V	W	Y	AA	AB	AC	AD	AE	AF	
NC	MIPS_PM ASTER#	MIPS_CM D8	NC	MIPS_CM D5	MIPS_CM D2	MIPS_COL DRESET#	MIPS_INT1 #	MIPS_AD1 4	MIPS_AD1 1	MIPS_AD8	MIPS_AD5	MIPS_AD2	26
VDD	MIPS_ERE Q#	MIPS_PVA LID#	VSS	VDD	MIPS_CM D3	MIPS_RES ET#	MIPS_INT 0#	MIPS_AD1 3	VDD	MIPS_AD9	MIPS_AD6	MIPS_AD3	25
VSS	MIPS_EOK _EXT#	MIPS_CM D7	VDD	VSS	MIPS_CM D1	VDD	MIPS_INT 2#	MIPS_AD1 2	MIPS_AD1 0	VDD	MIPS_AD4	MIPS_AD1	24
VDD	MIPS_PRE Q#	MIPS_CM D6	VSS	MIPS_CM D4	MIPS_CM D0	VSS	MIPS_AD1 5	VSS	VSS	MIPS_AD7	TEST_IN3	MIPS_AD0	23
						·			VSS	EEPROM_ DO	EEPROM_ DI	VSS	22
									EEPROM_ SK	EEPROM_ CS	NC	VSS	21
									VSS	VDD	VDD	TEST_CLK _A	20
									LED_0U12	VSS	TEST_CLK _B	VSS	19
									TEST_CLK _C	TEST_CLK _D	VSS	VSS	18
									VSS	VDD	VSS	VSS	17
									VSS	VDD	PDATA0	PDATA15	16
									PDATA13	PDATA1	PDATA14	PDATA2	15
									VSS	VDD	PDATA3	PDATA12	14
									PDATA10	PDATA4	PDATA11	PDATA5	13
									PDATA6	VSS	PDATA7	PDATA9	12
									PDQMH	PWE#	PDATA8	PDQML	1'
									VSS	VDD	PCLK	PCAS#	10
									VDD	VSS	PCS#	PRAS#	9
									PBA1	PADDR11	PADDR12	PBA0	8
									VSS	VDD	PADDR10	PADDR9	7
									VSS	VDD	PADDRO	PADDR8	6
									VDD	VSS	PADDR1	PADDR7	5
VSS	VDD	PCI_AD9	VSS	VDD	PCI_AD2	VSS	VDD	VDD	VSS	PADDR6	VSS	VSS	4
VDD	PCI_AD12	VSS	VDD	PCI_AD5	PCI_AD1	VDD	ഥാ_ാന്ത	TESTO	TEST_IN2	VDD	PADDR5	PADDR2	3
MODE2	PCI_AD11	PCI_AD8	PCI_AD7	PCI_AD4	VSS	TEST_OUT 0	TEST_OUT 2	TEST_PLL OUT2	TEST_IN1	TEST1	VSS	PADDR3	2
CI_AD13	PCI_AD10	PCI_CBE0 #	PCI_AD6	PCI_AD3	PCI_AD0	TEST_OUT 1	TEST_OUT 3	VSS	TEST_IN0	MIPS_BIG ENDIAN	TEST2	PADDR4	1
Ρ	R	т	U	V	W	Y	AA	AB	AC	AD	AE	AF	

Figure 124. Pin configuration, columns P-AF



## 7811 Network Security Processor

Signal	PIN	Signal	PIN	Signal	Pin	Signal	Pin	Signal	Pin
CADDR0	C9	MIPS_AD4	AE24	PCI_AD26	D1	TEST_PLLIN1	D8	VSS	AC10
CADDR1	C8	MIPS_AD5	AE26	PCI_AD27	D3	TEST_PLLOUT0	D5	VSS	AC14
CADDR10	B11	MIPS_AD6	AE25	PCI_AD28	C2	TEST_PLLOUT1	M24	VSS	AC16
CADDR11	B12	MIPS AD7	AD23	PCI_AD29	C1	TEST_PLLOUT2	AB2	VSS	AC17
CADDR12	C12	MIPS_AD8	AD26	PCI_AD3	V1	TEST_SCAN	D9	VSS	AC20
CADDR2	B7	MIPS_AD9	AD25	PCI_AD30	C4	TESTO	AB3	VSS	AC22
CADDR3	B6	MIPS_BIGENDIAN	AD1	PCI_AD31	B4	TEST1	AD2	VSS	AC23
CADDR4	B5	MIPS_CLK	K26	PCI_AD4	V2	TEST2	AE1	VSS	AC4
CADDR5	C6	MIPS_CMD0	W23	PCI_AD5	V3	VDD	A14	VSS	AC6
CADDR6	A8	MIPS CMD1	W24	PCI_AD6	U1	VDD	A9	VSS	AC7
CADDR7	B9	MIPS_CMD2	W26	PCI_AD7	U2	VDD	AB4	VSS	AD12
CADDR8	B10	MIPS_CMD3	W25	PCI_AD8	T2	VDD	AC25	VSS	AD19
CADDR9	A11	MIPS_CMD4	V23	PCI_AD9	T4	VDD	AC5	VSS	AD5
CBA0	A12	MIPS_CMD5	V26	PCI_CBE0#	T1	VDD	AC9	VSS	AD9
CBA1	C11	MIPS_CMD6	T23	PCI_CBE1#	N1	VDD	AD10	VSS	AE17
CCAS#	D15	MIPS_CMD7	T24	PCI_CBE2#	J2	VDD	AD14	VSS	AE18
CCLK	C14	MIPS_CMD8	T24	PCI_CBE3#	E2	VDD	AD16	VSS	AE2
CCS#	B13	MIPS_COLDRESET#	Y26	PCI_CLK	A3	VDD	AD17	VSS	AE4
CDATA0	A21	MIPS_EOK#	J24	PCI DEVSEL#	L3	VDD	AD20	VSS	AF17
CDATA1	B20	MIPS_EOK_EXT#	R24	PCI_FRAME#	K2	VDD	AD24	VSS	AF18
CDATA10	B20	MIPS_EREQ#	R24	PCI_GNT#	B2	VDD	AD24 AD3	VSS	AF19
CDATA11	C18	MIPS_EVALID#	J25	PCI_IDSEL	E3	VDD	AD5	VSS	AF21
CDATA12	D19	MIPS_INT0#	AA25	PCI_IDSEE	A2	VDD	AD0 AD7	VSS	AF22
CDATA12	B19	MIPS_INT1#	AA25 AA26	PCI_INTA#	K1	VDD	AE20	VSS	AF22 AF4
CDATA13	A20	MIPS_INT2#	AA20 AA24	PCI_IKDT#	L2	VDD	B18	VSS	B14
CDATA14	B21	MIPS_PMASTER#	R26	PCI_PAR	N4	VDD	B18 B24	VSS	B14 B22
CDATA15	C19	MIPS_PREQ#	R20	PCI_PERR#	M3	VDD	B24 B26	VSS	B22 B23
			T25		B1	VDD	B20 B8	VSS	C21
CDATA3	A19	MIPS_PVALID#		PCI_REQ#					
CDATA4	D18	MIPS_RESET#	Y25	PCI_RST#	B3	VDD VDD	C10	VSS	C23
CDATA5	A17	MODE1	H4 P2	PCI_SERR# PCI_STOP#	M2 L1	VDD	C13 C17	VSS	C25
CDATA6	D16	MODE2						VSS	C26
CDATA7	A16	NC	A6	PCI_TRDY#	L4	VDD	C20	VSS	D10
CDATA8	B16	NC	AE21	PCLK	AE10	VDD	C22	VSS	D13
CDATA9	C16	NC	D12	PCS#	AE9	VDD	C24	VSS	D14
CDQMH	C15	NC	L26	PDATA0	AE16	VDD	C3	VSS	D17
CDQML	B15	NC	P26	PDATA1	AD15	VDD	C5	VSS	D2
CRAS#	A13	NC	U26	PDATA10	AC13	VDD	C7	VSS	D20
CWE#	A15	PADDR0	AE6	PDATA11	AE13	VDD	D11	VSS	D22
EEPROM_CS	AD21	PADDR1	AE5	PDATA12	AF14	VDD	D21	VSS	D23
EEPROM_DI	AE22	PADDR10	AE7	PDATA13	AC15	VDD	D25	VSS	D4
EEPROM_DO	AD22	PADDR11	AD8	PDATA14	AE15	VDD	F4	VSS	D7
EEPROM_SK	AC21	PADDR12	AE8	PDATA15	AF16	VDD	G24	VSS	F2
LED_OUT0	AA3	PADDR2	AF3	PDATA2	AF15	VDD	G26	VSS	F26
LED_OUT1	F3	PADDR3	AF2	PDATA3	AE14	VDD	G3	VSS	G23
LED_OUT2	AC19	PADDR4	AF1	PDATA4	AD13	VDD	K24	VSS	G4
MIPS#	H23	PADDR5	AE3	PDATA5	AF13	VDD	K3	VSS	J1
MIPS_AD0	AF23	PADDR6	AD4	PDATA6	AC12	VDD	L23	VSS	J23
MIPS_AD1	AF24	PADDR7	AF5	PDATA7	AE12	VDD	L24	VSS	K23
MIPS_AD10	AC24	PADDR8	AF6	PDATA8	AE11	VDD	M1	VSS	K25



#### 7811 Network Security Processor

Signal	PIN	Signal	PIN	Signal	Pin	Signal	Pin	Signal	Pin
MIPS_AD11	AC26	PADDR9	AF7	PDATA9	AF12	VDD	N24	VSS	K4
MIPS_AD12	AB24	PBA0	AF8	PDQMH	AC11	VDD	P23	VSS	M4
MIPS_AD13	AB25	PBA1	AC8	PDQML	AF11	VDD	P25	VSS	N23
MIPS_AD14	AB26	PCAS#	AF10	PLL_AGD	M25	VDD	P3	VSS	N25
MIPS_AD15	AA23	PCI_AD0	W1	PLL_DGN	M26	VDD	R4	VSS	N26
MIPS_AD16	H24	PCI_AD1	W3	PLL_DVD	L25	VDD	U24	VSS	P24
MIPS_AD17	H26	PCI_AD10	R1	PLL_VAA	M23	VDD	U3	VSS	P4
MIPS_AD18	H25	PCI_AD11	R2	PRAS#	AF9	VDD	V25	VSS	Т3
MIPS_AD19	G25	PCI_AD12	R3	PROTECT#	J26	VDD	V4	VSS	U23
MIPS_AD2	AF26	PCI_AD13	P1	PWE#	AD11	VDD	Y24	VSS	U25
MIPS_AD20	F23	PCI_AD14	N3	TEST_CLK_A	AF20	VDD	Y3	VSS	U4
MIPS_AD21	F24	PCI_AD15	N2	TEST_CLK_B	AE19	VDD	AA4	VSS	V24
MIPS_AD22	F25	PCI_AD16	J3	TEST_CLK_C	AC18	VSS	A1	VSS	W2
MIPS_AD23	E23	PCI_AD17	J4	TEST_CLK_D	AD18	VSS	A10	VSS	Y23
MIPS_AD24	E26	PCI_AD18	H1	TEST_IN0	AC1	VSS	A18	VSS	Y4
MIPS_AD25	E25	PCI_AD19	H2	TEST_IN1	AC2	VSS	A22		
MIPS_AD26	E24	PCI_AD2	W4	TEST_IN2	AC3	VSS	A23		
MIPS_AD27	D26	PCI_AD20	H3	TEST_IN3	AE23	VSS	A24		
MIPS_AD28	D24	PCI_AD21	G1	TEST_OUT0	Y2	VSS	A4		
MIPS_AD29	B25	PCI_AD22	G2	TEST_OUT1	Y1	VSS	A5		
MIPS_AD3	AF25	PCI_AD23	F1	TEST_OUT2	AA2	VSS	A7		
MIPS_AD30	A25	PCI_AD24	E1	TEST_OUT3	AA1	VSS	AB1		
MIPS_AD31	A26	PCI_AD25	E4	TEST_PLLIN0	D6	VSS	AB23		

Figure 125. Pin configuration, alphabetical