# HIGHLIGHTS

- Synchronization Management Unit (SMU) provides tools to manage physical layer and packet based synchronous clocks for IEEE 1588 / PTP Telecom Profile applications
- Supports independent IEEE 1588 and Synchronous Ethernet (SyncE) timing paths
- Combo mode provides SyncE physical layer frequency support for IEEE 1588 Telecom Boundary Clock (T-BC) and Telecom Time Slave Clocks (T-TSC) per G.8273.2
- Digital PLL 1 (DPLL1) and DPLL 2 can be configured as Digitally Controlled Oscillators (DCOs) for PTP clock synthesis
- DCO frequency resolution is [(77760 / 1638400) * 2^-48] or ~1.686305041e-10 ppm
- DPLL1 and DPLL2 generate G.8262 compliant SyncE clocks
- Two independent Time of Day (ToD) counters/time accumulators, one associated with each of DPLL1 and DPLL2, can be used to track differences between the two time domains and to time-stamp external events
- DPLL3 performs rate conversions to frequency synchronization interfaces or for other general purpose timing applications
- APLL generates clocks with jitter < 1 ps RMS (12 kHz to 20 MHz) for: 1000BASE-T and 1000BASE-X
- Fractional-N input dividers support a wide range of reference frequencies
- Locks to 1 Pulse Per Second (PPS) references
- It can be configured from an external EEPROM after reset

# FEATURES

- Differential reference inputs (IN1 to IN4) accept clock frequencies between 1 PPS and 650 MHz
- Single ended inputs (IN5 to IN6) accept reference clock frequencies between 1 PPS and 162.5 MHz
- Loss of Signal (LOS) pins (LOS0 to LOS3) can be assigned to any clock reference input
- Reference monitors qualify/disqualify references depending on activity, frequency and LOS pins
- Automatic reference selection state machines select the active reference for each DPLL based on the reference monitors, priority tables, revertive and non-revertive settings and other programmable settings
- Fractional-N input dividers enable the DPLLs to lock to a wide range of reference clock frequencies including: 10/100/1000 Ethernet, 10G Ethernet, OTN, SONET/SDH, PDH, TDM, GSM, CPRI and GNSS frequencies
- Any reference input (IN1 to IN6) can be designated as external sync pulse inputs (1 PPS, 2 kHz, 4 kHz or 8 kHz) associated with a selectable reference clock input
- FRSYNC_8K_1PPS and MFRSYNC_2K_1PPS output sync pulses that are aligned with the selected external input sync pulse input and frequency locked to the associated reference clock input
- DPLL1 and DPLL2 can be configured with bandwidths between 0.09 mHz and 567 Hz
- DPLL1 and DPLL2 lock to input references with frequencies between 1 PPS and 650 MHz
- DPLL3 locks to input references with frequencies between 8 kHz and 650 MHz
- DPLL1 and DPLL2 comply with ITU-T G.8262 for Synchronous Ethernet Equipment Clock (EEC), and G.813 for Synchronous Equipment Clock (SEC); and Telcordia GR-253-CORE for Stratum 3 and SONET Minimum Clock (SMC)
- DPLL1 and DPLL2 generate clocks with PDH, TDM, GSM, CPRI/OBSAI, 10/100/1000 Ethernet and GNSS frequencies; these clocks are directly available on OUT1 and OUT5
- DPLL3 generates N x 8 kHz clocks up to 100 MHz that are output on OUT6 and OUT7
- DPLL1 and DPLL2 can be configured as DCOs to synthesize IEEE 1588 clocks
- APLL can be connected to DPLL1 or DPLL2
- APLL generates 10/100/1000 Ethernet, 10G Ethernet, or SONET/SDH frequencies
- Any of eight common TCXO/OCXO frequencies can be used for the System Clock: 10 MHz, 12.8 MHz, 13 MHz, 19.44 MHz, 20 MHz, 24.576 MHz, 25 MHz or 30.72 MHz
- The I2C slave, SPI or the UART interface can be used by a host processor to access the control and status registers
- The I2C master interface can automatically load a device configuration from an external EEPROM after reset
- Differential outputs OUT3 and OUT4 output clocks with frequencies between 1 PPS and 650 MHz
- Single ended outputs OUT1, OUT2 and OUT5 output clocks with frequencies between 1 PPS and 125 MHz
- DPLL1 and DPLL2 support independent programmable delays for each of IN1 to IN6; the delay for each input is programmable in steps of 0.61 ns with a range of ~±78 ns
- The input to output phase delay of DPLL1 and DPLL2 is programmable in steps of 0.0745 ps with a total range of ±20 μs
- The clock phase of each of the output dividers for OUT1 (from APLL) to OUT4 is individually programmable in steps of ~200 ps with a total range of +/-180°
- 1149.1 JTAG Boundary Scan
- 72-pin QFN green package

# APPLICATIONS

- Access routers, edge routers, core routers
- Carrier Ethernet switches
- Multiservice access platforms
- Optical network terminal (ONT)
- Distribution point Unit (DPU)
- PON OLT
- LTE eNodeB
- IEEE 1588 / PTP Telecom Profile clock synthesizer
- ITU-T G.8273.2 Telecom Time Slave Clock (T-TSC)
- ITU-T G.8264 Synchronous Equipment Timing Source (SETS)
- ITU-T G.8263 Packet-based Equipment Clock (PEC)
- ITU-T G.8262 Synchronous Ethernet Equipment Clock (EEC)
- ITU-T G.813 Synchronous Equipment Clock (SEC)
- Telcordia GR-253-CORE Stratum 3 Clock (S3) and SONET Minimum Clock (SMC)

## DESCRIPTION

The 82P33813 Synchronization Management Unit (SMU) provides tools to manage timing references, clock sources and timing paths for IEEE 1588 / Precision Time Protocol (PTP) and Synchronous Ethernet (SyncE) based clocks. The device supports up to three independent timing paths that control: PTP clock synthesis; SyncE clock generation; and general purpose frequency translation. The device supports physical layer timing with Digital PLLs (DPLLs) and it supports packet based timing with Digitally Controlled Oscillators (DCOs). Input-to- input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs low-jitter clocks that can directly synchronize lower-rate Ethernet interfaces; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces and IEEE 1588 Time Stamp Units (TSUs).

The 82P33813 accepts four differential reference inputs and two single ended reference inputs that can operate at common GNSS, Ethernet, SONET/SDH and PDH frequencies that range in frequency from 1 Pulse Per Second (PPS) to 650 MHz. The references are continually monitored for loss of signal and for frequency offset per user programmed thresholds. All of the references are available to all three DPLLs. The active reference for each DPLL is determined by forced selection or by automatic selection based on user programmed priorities and locking allowances and based on the reference monitors and LOS inputs.

The 82P33813 can accept a clock reference and an associated phase locked sync signal as a pair. DPLL1 or DPLL2 can lock to the clock reference and align the frame sync and multi-frame sync outputs with the paired sync input. The device allows any of the differential or single ended reference inputs to be configured as sync inputs that can be associated with any of the other differential or single ended reference inputs. The input sync signals can have a frequency of 1 PPS, 2 kHz, 4 kHz or 8 kHz. This feature enables DPLL1 or DPLL2 to phase align its frame sync and multi-frame sync outputs with a sync input without the need use a low bandwidth setting to lock directly to the sync input.

DPLL1 and DPLL2 support four primary operating modes: Free-Run, Locked, Holdover and DCO. In Free-Run mode the DPLLs synthesize clocks based on the system clock alone. In Locked mode the DPLLs filter reference clock jitter with the selected bandwidth. In Locked mode, the long-term output frequency accuracy is the same as the long term frequency accuracy of the selected input reference. In Holdover mode, the DPLL uses frequency data acquired while in Locked mode to generate accurate frequencies when input references are not available. In DCO mode the DPLL control loop is opened and the DCO can be controlled by a PTP clock recovery servo running on an external processor to synthesize PTP clocks.

The 82P33813 requires a system clock for its reference monitors and other digital circuitry. The frequency accuracy of the system clock determines the frequency accuracy of the DPLLs in Free-Run mode. The frequency stability of the system clock determines the frequency stability of the DPLLs in Free-Run mode and in Holdover mode; and it affects the wander generation of the DPLLs in Locked and DCO modes.

When used with a suitable system clock, DPLL1 and DPLL2 meet the frequency accuracy, pull-in, hold-in, pull-out, noise generation, noise tolerance, transient response, and holdover performance requirements of the following applications: ITU-T G.8262/G.813 EEC/SEC options 1 and 2, ITU-T G.8263, ITU-T G.8273.2, Telcordia GR-1244 Stratum 3 (S3), Telcordia GR-253-CORE Stratum 3 (S3) and SONET Minimum Clock (SMC).

DPLL1 and DPLL2 can be configured with a range of selectable filtering bandwidths from 0.09 mHz to 567 Hz. The 17 mHz bandwidth can be used to lock the DPLL directly to a 1 PPS reference. The 69 mHz and the 92 mHz bandwidths can be used for G.8273.2. The 92 mHz bandwidth can be used for G.8262/G.813 Option 2 or Telcordia GR-253-CORE S3 or SMC applications. The bandwidths in the range 1.1 Hz to 8.9 Hz can be used for G.8262/G.813 Option 1 applications. Bandwidths above 10 Hz can be used in jitter attenuation and rate conversion applications.

DPLL1 and DPLL2 are each connected to Time of Day (ToD) counters or time accumulators; these ToD counters/time accumulators can be used to track differences between the two time domains and to time-stamp external events by using reference inputs as triggers.

DPLL3 supports three primary operation modes: Free-Run, Locked and Holdover. DPLL3 is a wideband (BW > 25Hz) frequency translator that can be used, for example, to convert a recovered line clock to a 1.544 MHz or 2.048 MHz synchronization interface clock.

In Telecom Boundary Clock (T-BC) and Telecom Time Slave Clock (T-TSC) applications per ITU-T G.8275.2, DPLL1 and DPLL2 are both used; one DPLL is configured as a DCO to synthesize PTP clocks and the other DPLL is configured as an EEC/SEC to generate physical layer clocks. Combo mode provides physical layer frequency support from the EEC/SEC to the PTP clock.

In Synchronous Equipment Timing Source (SETS) applications per ITU-T G.8264, DPLL1 or DPLL2 can be configured as an EEC/SEC to output clocks for the T0 reference point and DPLL3 can be used to output clocks for the T4 reference point.

Clocks generated by DPLL1 or DPLL2 can be passed through the APLL which are LC based jitter attenuating Analog PLL (APLL). The output clocks generated by the APLL are suitable for serial GbE and lower rate interfaces.

All 82P33813 control and status registers are accessed through an I2C slave, SPI or the UART microprocessor interface. For configuring the DPLLs and APLL, the I2C master interface can automatically load a configuration from an external EEPROM after reset.

## FUNCTIONAL BLOCK DIAGRAM



*Figure 1. Functional Block Diagram*

# 1    PIN ASSIGNMENT



*Figure 2. Pin Assignment (Top View)*

## 2    PIN DESCRIPTION

Table 1: Pin Description

| Pin No. | Name | I/O | Type | Description |
|---|---|---|---|---|
| | | | | Global Control Signal |
| 6 | OSCI | I | CMOS | OSCI: Crystal Oscillator System Clock<br>A clock provided by a crystal oscillator is input on this pin. It is the system clock for the device. The oscillator frequency is selected via pins XO_FREQ0 ~ XO_FREQ2 |
| 58 | MS/SL | I<br>pull-up | CMOS | MS/SL: Master / Slave Selection<br>This pin, together with the MS_SL_CTRL bit, controls whether the device is configured as the Master or as the Slave. The signal level on this pin is reflected by the MASTER_SLAVE bit. |
| 59 | SONET/SDH/<br>LOS3 | I<br>pull-down | CMOS | SONET/SDH: SONET / SDH Frequency Selection<br>During reset, this pin determines the default value of the IN_SONET_SDH bit:<br>High: The default value of the IN_SONET_SDH bit is '1' (SONET);<br>Low: The default value of the IN_SONET_SDH bit is '0' (SDH).<br>After reset, the value on this pin takes no effect.<br>LOS3- This pin is used to disqualify input clocks. |
| 52 | RSTB | I<br>pull-up | CMOS | RSTB: Reset |
| 7<br>8<br>9 | XO_FREQ0/<br>LOS0<br>XO_FREQ1/<br>LOS1<br>XO_FREQ2/<br>LOS2 | I<br>pull-down | CMOS | XO_FREQ0 ~ XO_FREQ2: These pins set the oscillator frequency.<br>XO_FREQ[2:0]    Oscillator Frequency (MHz)<br>　000　　　　10.000<br>　001　　　　12.800<br>　010　　　　13.000<br>　011　　　　19.440<br>　100　　　　20.000<br>　101　　　　24.576<br>　110　　　　25.000<br>　111　　　　30.720<br>LOS0 ~ LOS2 - These pins are used to disqualify input clocks. After reset, this pin takes on the operation of LOS0-LOS2 |
| | | | | Input Clock and Frame Synchronization Input Signal |
| 31<br>32 | IN1_POS<br>IN1_NEG | I | PECL/LVDS | IN1_POS / IN1_NEG: Positive / Negative Input Clock 1<br>A reference clock is input on this pin.This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin. |
| 33<br>34 | IN2_POS<br>IN2_NEG | I | PECL/LVDS | IN2_POS / IN2_NEG: Positive / Negative Input Clock 1<br>A reference clock is input on this pin.This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin. |
| 35<br>36 | IN3_POS<br>IN3_NEG | I | PECL/LVDS | IN3_POS / IN3_NEG: Positive / Negative Input Clock 3<br>A reference clock is input on this pin.This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin. |
| 38<br>39 | IN4_POS<br>IN4_NEG | I | PECL/LVDS | IN4_POS / IN4_NEG: Positive / Negative Input Clock 4<br>A reference clock is input on this pin.This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin. |
| 37 | IN5 | I<br>pull-down | CMOS | IN5: Input Clock 5<br>A reference clock is input on this pin.This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin. |
| 41 | IN6 | I<br>pull-down | CMOS | IN6: Input Clock 6<br>A reference clock is input on this pin.This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin. |
| | | | | Output Frame Synchronization Signal |
| 43 | FRSYNC<br>_8K_1PPS | O | CMOS | FRSYNC_8K_1PPS: 8 kHz Frame Sync Output<br>An 8 kHz signal or a 1PPS sync signal is output on this pin. |
| 44 | MFRSYNC<br>_2K_1PPS | O | CMOS | MFRSYNC_2K_1PPS: 2 kHz Multiframe Sync Output<br>A 2 kHz signal or a 1PPS sync signal is output on this pin. |

Table 1: Pin Description (Continued)

| Pin No. | Name | I/O | Type | Description |
|---|---|---|---|---|
| colspan across | | | | Output Clock |
| 30<br>28 | OUT1<br>OUT2 | O | CMOS | OUT1 ~ OUT2: Output Clock 1 ~ 2 |
| 25<br>26 | OUT3_POS<br>OUT3_NEG | O | PECL/LVDS | OUT3_POS / OUT3_NEG: Positive / Negative Output Clock 3<br>This output is set to LVDS by default. |
| 21<br>22 | OUT4_POS<br>OUT4_NEG | O | PECL/LVDS | OUT4_POS / OUT4_NEG: Positive / Negative Output Clock 4<br>This output is set to LVDS by default. |
| 63 | OUT5 | O | CMOS | OUT5: Output Clock 5 |
| 61<br>60 | OUT6<br>OUT7 | O | CMOS | OUT6 ~ OUT7: Output Clock 6 ~ 7 |
| | | | | Miscellaneous |
| 13 | VC | O | Analog | VC: APLL VC Output<br>An external RC filter (a resistor in series with a capacitor to ground, and another capacitor in parallel) should be connected to this pin. |
| | | | | Lock Signal |
| 55 | DPLL_LOCK | O | CMOS | DPLL_LOCK<br>This pin goes high when the DPLL is locked |
| | | | | Microprocessor Interface |
| 57 | INT_REQ | O<br>Tri-state | CMOS | INT_REQ: Interrupt Request<br>This pin is used as an interrupt request. |
| 46<br>45 | MPU_MODE1/<br>I2CM_SCL<br><br>MPU_MODE0/<br>I2CM_SDA | I/O<br>pull-up | CMOS/<br>Open Drain | MPU_MODE[1:0]: Microprocessor Interface Mode Selection<br>During reset, these pins determine the default value of the MPU_SEL_CNFG[1:0] bits as follows:<br>00: I2C mode<br>01: SPI mode<br>10: UART mode<br>11: I2C master (EEPROM) mode<br>I2CM_SCL: Serial Clock Line<br>In I2C master mode, the serial clock is output on this pin.<br>I2CM_SDA: Serial Data Input for I2C Master Mode<br>In I2C master mode, this pin is used as the for the serial data. |
| 47 | SDI/I2C_AD2/<br>UART_RX | I<br>pull-down | CMOS | SDI: Serial Data Input<br>In Serial mode, this pin is used as the serial data input. Address and data on this pin are serially clocked into the device on the rising edge of SCLK.<br><br>I2C_AD2: Device Address Bit 2<br>In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface.<br><br>UART_RX<br>In UART mode, this pin is used as the receive data (UART Receive) |
| 48 | CLKE/I2C_AD1 | I<br>pull-down | CMOS | CLKE: SCLK Active Edge Selection<br>In Serial mode, this pin is an input, it selects the active edge of SCLK to update the SDO:<br>High - The falling edge;<br>Low - The rising edge.<br><br>I2C_AD1: Device Address Bit 1<br>In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface. |
| 49 | CS/I2C_AD0 | I<br>pull-up | CMOS | CS: Chip Selection<br>In Serial modes, this pin is an input.A transition from high to low must occur on this pin for each read or write operation and this pin should remain low until the operation is over.<br><br>I2C_AD0: Device Address Bit 0<br>In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface. |

Table 1: Pin Description (Continued)

| Pin No. | Name | I/O | Type | Description |
|---|---|---|---|---|
| 50 | SCLK/I2C_SCL | I pull-down | CMOS | **SCLK: Shift Clock**<br>In Serial mode, a shift clock is input on this pin.<br>Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.<br><br>**I2C_SCL: Serial Clock Line**<br>In I2C mode, the serial clock is input on this pin. |
| 51 | SDO/I2C_SDA/ UART_TX | I/O pull-up | CMOS/ Open Drain | **SDO: Serial Data Output**<br>In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.<br><br>**I2C_SDA: Serial Data Input/Output**<br>In I2C mode, this pin is used as the input/output for the serial data.<br><br>**UART_TX:**<br>In UART mode, this pin is used as the transmit data (UART Transmit) |
| | | | | JTAG (per IEEE 1149.1) |
| 14 | TMS | I pull-up | CMOS | **TMS: JTAG Test Mode Select**<br>The signal on this pin controls the JTAG test performance and is sampled on the rising edge of TCK. |
| 15 | TRSTB | I pull-up | CMOS | **TRSTB: JTAG Test Reset (Active Low)**<br>A low signal on this pin resets the JTAG test port.<br>This pin should be connected to ground when JTAG is not used. |
| 16 | TCK | I pull-down | CMOS | **TCK: JTAG Test Clock**<br>The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK.<br>If TCK is idle at a low level, all stored-state devices contained in the test logic will indefinitely retain their state. |
| 17 | TDI | I pull-up | CMOS | **TDI: JTAG Test Data Input**<br>The test data are input on this pin. They are clocked into the device on the rising edge of TCK. |
| 18 | TDO | O tri-state | CMOS | **TDO: JTAG Test Data Output**<br>The test data are output on this pin. They are clocked out of the device on the falling edge of TCK.<br>TDO pin outputs a high impedance signal except during the process of data scanning. |
| | | | | Power & Ground |
| 2, 3, 4, 5, 10 11, 12 | VDDA | Power | - | **VDDA**: Analog Core Power - +3.3V DC nominal |
| 20, 24, 69, 72 | VDDAO | Power | | **VDDAO**: Analog Output Power - +3.3V DC nominal |
| 27, 29, 64, 66 | VDDDO | Power | | **VDDDO**: Digital Output Power - +3.3V DC nominal |
| 40, 62 | VDDD | Power | | **VDDD**: Digital Core Power - +3.3V DC nominal |
| 42, 53 | VDDD_1_8 | Power | | **VDDD_1_8**: Digital Core Power - +1.8V DC nominal |
| 19,23 | VSSAO | Ground | | **VSSAO**: Ground |
| 73 (e_PAD) | VSS | Ground | - | **VSS**: Ground |
| | | | | Other |
| 1, 54, 56, 65, 67, 68, 70, 71 | IC | - | - | **IC: Internal Connection**<br>Internal Use. These pins must be left open for normal operation. |

## 2.1 RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

### 2.1.1 INPUTS

#### Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

#### Single-Ended Clock Inputs

For protection, unused single-ended clock inputs should be tied to ground.

#### Differential Clock Inputs

For applications not requiring the use of a differential input, both *_POS and *_NEG can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from _POS to ground.

### 2.1.2 OUTPUTS

#### Status Pins

For applications not requiring the use of a status pin, we recommend bringing out to a test point for debugging purposes.

#### Single-Ended Clock Outputs

All unused single-ended clock outputs can be left floating, or can be brought out to a test point for debugging purposes.

#### Differential Clock Outputs

All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## PACKAGE DIMENSIONS



*Figure 3. 72-Pin QFN Package Outline Page 1 (SAWN Option)*

# SAWN OPTION (Q1) PAGE 2 OF 2

| SYMBOL | DIMENSION MIN. | NOM. | MAX. | NOTE |
|---|---|---|---|---|
| D2 | SEE EPAD OPTION | | | |
| E2 | SEE EPAD OPTION | | | |
| K | 0.20 | – | – | |
| A2 | 0.00 | 0.65 | 1.00 | |
| L | 0.30 | 0.40 | 0.50 | |

## COMMON DIMENSIONS

| DIM SYMBOL | MIN | NOM | MAX |
|---|---|---|---|
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0 | 0.02 | 0.05 |
| A3 REF | – | 0.20 ref | – |
| b | 0.18 | 0.25 | 0.30 |
| [e] | 0.50 BSC | | |
| D | 10.00 BSC | | |
| E | 10.00 BSC | | |

## EPAD OPTION:

| SYMBOL | P2 MIN. | NOM. | MAX. |
|---|---|---|---|
| E2 | 7.40 | 7.50 | 7.60 |
| D2 | 7.40 | 7.50 | 7.60 |

### REVISIONS

| REV | DESCRIPTION | DATE | APPROVED |
|---|---|---|---|
| 00 | INITIAL RELEASE. | 12/5/12 | RC |
| 01 | ORGANIZE SAWN AND PUNCH DWG | 10/15/13 | JHUA |
| 02 | ADD EPAD OPTION | 11/21/13 | JHUA |
| 03 | ADD LAND PATTERN DESCRIPTION | 12/12/13 | JHUA |
| 04 | UPDATE "L" DIM on "PUNCH" TO MATCH | 3/6/14 | JHUA |

TOLERANCES UNLESS SPECIFIED
DECIMAL
XX±
XXX±
XXXX±
ANGULAR ±

| APPROVALS | DATE |
|---|---|
| DRAWN R&C | 12/5/12 |
| CHECKED | |

www.IDT.com
6024 Silver Creek Valley Rd
San Jose, CA 95138
PHONE: (408) 284-8200
FAX: (408) 284-3572

TITLE: NL/NLG72 PACKAGE OUTLINE 10.0 X 10.0 mm BODY 0.50 mm Pitch QFN

SIZE C
DRAWING No. PSC-4208
REV 04
SHEET 2 OF 6

DO NOT SCALE DRAWING

*Figure 4. 72-Pin QFN Package Outline Page 2 (SAWN Option)*

*Figure 5. 72-Pin QFN Package Recommended Land Pattern*

NOTES:
1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
2. TOP DOWN VIEW. AS VIEWED ON PCB.
3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

SAWN LAND PATTERN

P1 EPAD 7.5 mm SQ

RECOMMENDED LAND PATTERN DIMENSION

| REVISIONS | | | |
|---|---|---|---|
| REV | DESCRIPTION | DATE | APPROVED |
| 00 | INITIAL RELEASE. | 12/5/12 | RC |
| 01 | ORGANIZE SAWN AND PUNCH DWG | 10/15/13 | J.HUA |
| 02 | ADD EPAD OPTION | 11/21/13 | J.HUA |
| 03 | ADD LAND PATTERN DESCRIPTION | 12/12/13 | J.HUA |
| 04 | UPDATE "L" DIM on "PUNCH" TO MATCH | 3/6/14 | J.HUA |

TOLERANCES
UNLESS SPECIFIED
DECIMAL        ANGULAR
X±
XX±
XXX±

APPROVALS | DATE
DRAWN  84C | 12/5/12
CHECKED

www.IDT.com

6024 Silver Creek Valley Road
San Jose, CA 95138
PHONE: (408) 284-8200
FAX: (408) 284-8591

TITLE  NL/NLG72 PACKAGE OUTLINE
10.0X10.0 mm BODY
0.50 mm Pitch QFN

SIZE  C

DRAWING No.  PSC-4208

REV  04

DO NOT SCALE DRAWING

SHEET 6 OF 6

## ORDERING INFORMATION

Table 2: Ordering Information

| Part/Order Number | Package | Shipping Packaging | Temperature |
|---|---|---|---|
| 82P33813NLG | 72-Pin QFN Green Package | Tray | -40$^o$ to +85$^o$C |
| 82P33813NLG8 | 72-Pin QFN Green Package | Tape & Reel, Pin 1 Orientation EIA-481-C | -40$^o$ to +85$^o$C |

**Corporate Headquarters**
6024 Silver Creek Valley Road
San Jose, CA 95138 USA

**Sales**
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com

**Tech Support**
email: clocks@idt.com