

FEBRUARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S116 and 82S117 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state output options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and PNP input transistors which reduce input loading to $25\mu\text{A}$ for a "1" level, and $-100\mu\text{A}$ for a "0" level.

During WRITE operation, the logical state of the output of both devices follows the complement of the data input being written. This feature allows faster execution of WRITE-READ cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a WRITE cycle.

Both devices have fast read access and write cycle times, and thus are ideally suited in high-speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both 82S116 and 82S117 devices are available in the commercial temperature range. For the commercial temperature range, (0°C to $+75^\circ\text{C}$) specify N82S116/117, B or F.


FEATURES

- ORGANIZATION – 256 X 1
- ADDRESS ACCESS TIME – 40ns, MAXIMUM
- WRITE CYCLE TIME – 25ns, MAXIMUM
- POWER DISSIPATION – 1.5mW/BIT TYPICAL
- INPUT LOADING – ($-100\mu\text{A}$) MAXIMUM
- OUTPUT FOLLOWS COMPLEMENT OF DATA INPUT DURING WRITE
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION:
TRI-STATE – 82S116
OPEN COLLECTOR – 82S117
- 16 PIN CERAMIC DIP

APPLICATIONS

BUFFER MEMORY
WRITABLE CONTROL STORE
MEMORY MAPPING
PUSH DOWN STACK
SCRATCH PAD

PIN CONFIGURATION




TRUTH TABLE

MODE	$\overline{\text{CE}}^*$	$\overline{\text{WE}}$	D_{IN}	$\overline{\text{DOUT}}$	
				82S116	82S117
READ	0	1	X	STORED DATA	STORED DATA
WRITE "0"	0	0	0	1	1
WRITE "1"	0	0	1	0	0
DISABLED	1	X	X	High-Z	1

**"0" = All $\overline{\text{CE}}$ inputs low; "1" = one or more $\overline{\text{CE}}$ inputs high.

X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Power Supply Voltage	+7	Vdc
V _{IN} Input Voltage	+5.5	Vdc
V _{OUT} High Level Output Voltage (82S117)	+5.5	Vdc
V _O Off-State Output Voltage (82S116)	+5.5	Vdc
T _A Operating Temperature Range	0° to +75°	°C
T _{stg} Storage Temperature Range	-65° to +150°	°C

ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ 75°C, 4.75V ≤ V_{CC} ≤ 5.25V

PARAMETER	TEST CONDITIONS	LIMITS			UNIT	NOTES
		MIN	TYP ²	MAX		
V _{IH} High-Level Input Voltage	V _{CC} = 5.25V	2.0			V	
V _{IL} Low-Level Input Voltage	V _{CC} = 4.75V			0.85	V	1
V _{IC} Input Clamp Voltage	V _{CC} = 4.75V, I _{IN} = -12 mA		-1.0	-1.5	V	1,8
V _{OH} High-Level Output Voltage (82S116)	V _{CC} = 4.75V, I _{OH} = -3.2 mA	2.6			V	1,6
V _{OL} Low-Level Output Voltage	V _{CC} = 4.75V, I _{OL} = 16 mA		0.35	0.45	V	1,7
I _{OLK} Output Leakage Current (82S117)	V _{OUT} = 5.5V		1	40	μA	5
I _{O(OFF)} HI-Z State Output Current (82S116)	V _{OUT} = 5.5V		1	40	μA	5
	V _{OUT} = 0.45V		-1	-40	μA	5
I _{IH} High-Level Input Current	V _{CC} = 5.25V, V _{IN} = 5.5V		1	25	μA	8
I _{IL} Low-Level Input Current	V _{CC} = 5.25V, V _{IN} = 0.45V		-10	-100	μA	8
I _{OS} Short-Circuit Output Current (82S116)	V _{CC} = 5.25V, V _O = 0V	-20		-70	mA	3
I _{CC} V _{CC} Supply Current (82S116) V _{CC} Supply Current (82S117)	V _{CC} = 5.25V		80	115	mA	4
	V _{CC} = 5.25V		80	115	mA	4
C _{IN} Input Capacitance	V _{IN} = 2.0V	V _{CC} = 5.0V		5	pF	
C _{OUT} Output Capacitance	V _{OUT} = 2.0V			8	pF	


NOTES:

- All voltage values are with respect to network ground terminal.
- All typical values are at V_{CC} = 5V, T_A = +25°C.
- Duration of the short-circuit should not exceed one second.
- I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- Measured with V_{IH} applied to $\overline{CE1}$, $\overline{CE2}$ and $\overline{CE3}$.
- Measured with a logic "0" stored and V_{IL} applied to $\overline{CE1}$, $\overline{CE2}$ and $\overline{CE3}$.
- Measured with a logic "1" stored. Output sink current is supplied through a resistor to V_{CC}.
- Test each input one at the time.

SWITCHING CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT	NOTE
		MIN	TYP ¹	MAX		
Propagation Delays						
T_{AA} Address Access Time			30	40	ns	
T_{CE} Chip Enable Access Time	$R_1 = 270\Omega$ $R_2 = 600\Omega$ $C_L = 30\text{pF}$		15	25	ns	
T_{CD} Chip Enable Output Disable Time			15	25	ns	
T_{WD} Write Enable to Output Disable Time			30	40	ns	
Write Set-up Times						
T_{WSA} Address to Write Enable		0	-5		ns	
T_{WSD} Data In to Write Enable		25	15		ns	
T_{WSC} \overline{CE} to Write Enable		0	-5		ns	
Write Hold Times						
T_{WHA} Address to Write Enable		0	-5		ns	
T_{WHD} Data In to Write Enable		0	-5		ns	
T_{WHC} \overline{CE} to Write Enable		0	-5		ns	
T_{WP} Write Enable Pulse Width		25	15		ns	2

AC TEST LOAD




NOTES:


1. Typical values are at $V_{CC} = +5.0\text{V}$, and $T_A = +25^{\circ}\text{C}$.
2. Minimum required to guarantee a WRITE into the slowest bit.

SWITCHING PARAMETERS MEASUREMENT INFORMATION


READ CYCLE



CHIP ENABLE/DISABLE TIMES



WRITE CYCLE



MEMORY TIMING DEFINITIONS

<p>T_{CE} Delay between beginning of CHIP ENABLE low (with ADDRESS valid) and when DATA OUTPUT becomes valid.</p> <p>T_{CD} Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.</p> <p>T_{AA} Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.</p> <p>T_{WSC} Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.</p> <p>T_{WHD} Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.</p>	<p>T_{WP} Width of WRITE ENABLE pulse.</p> <p>T_{WSA} Required delay between beginning of valid ADDRESS and beginning of WRITE ENABLE pulse.</p> <p>T_{WSD} Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.</p> <p>T_{WD} Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT reflects complement of DATA INPUT.</p> <p>T_{WHC} Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.</p> <p>T_{WHA} Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.</p>
--	---