

# 2048-BIT BIPOLAR 82S130 PROGRAMMABLE ROM (512x4 PROM)

# APRIL 1975 DIGITAL 8000 SERIES TTL/MEMORY

#### DESCRIPTION

The 82S130 (Open Collector Outputs) and the 82S131 (Tri-State Outputs) are Bipolar 2048-Bit Read Only Memories, organized as 512 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S130 and 82S131 are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S130 and 82S131 are fully TTL compatible, and include on-chip decoding and one chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S130 and 82S131 devices are available in the commercial and military temperature ranges. For the commercial temperature range ( $0^{\circ}$ C to +75 $^{\circ}$ C) specify N82S130/131, F. For the military temperature range (-55 $^{\circ}$ C to +125 $^{\circ}$ C) specify S82S130/131, F.

#### **FEATURES**

- ORGANIZATION 512 X 4
- ADDRESS ACCESS TIME: S82S130/131 – 70ns, MAXIMUM N82S130/131 – 50ns, MAXIMUM
- POWER DISSIPATION 0.3mW/BIT TYPICAL
- INPUT LOADING: S82S130/131 – (-150μA) MAXIMUM N82S130/131 – (-100μA) MAXIMUM
- ONE CHIP ENABLE INPUT
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS: 82S130 – OPEN COLLECTOR 82S131 – TRI-STATE
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- 16-PIN CERAMIC DIP

#### APPLICATIONS

PROTOTYPING/VOLUME PRODUCTION SEQUENTIAL CONTROLLERS MICROPROGRAMMING HARDWIRED ALGORITHMS CONTROL STORE RANDOM LOGIC CODE CONVERSION



**82S131** 

#### **BLOCK DIAGRAM**



## ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Power Supply Voltage	+7	Vdc
V <sub>IN</sub>	Input Voltage	+5.5	Vdc
V <sub>ОН</sub>	High Level Output Voltage (82S130)	+5.5	Vdc
Vo	Off-State Output Voltage (82S131)	+5.5	Vdc
Τ <sub>Α</sub>	Operating Temperature Range (N82S130/131) (S82S130/131)	0° to +75° -55° to +125°	°C °C
T <sub>stg</sub>	Storage Temperature Range	$-65^{\circ}$ to $+150^{\circ}$	°C

# ELECTRICAL CHARACTERISTICS S82S130/1

S82S130/131 N82S130/131

PARAMETER		TEST CONDITIONS	S82S130/131			N82S130/131			
		TEST CONDITIONS	MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	UNIT
VOL	"0" Output Voltage	I <sub>OUT</sub> = 16mA			0.5			0.45	v
IOLK	Output Leakage Current (82S130)	CE = "1", V <sub>OUT</sub> = 5.5V			60			40	μΑ
IO(OFF)	Hi-Z State Output Current (82S131)	<u>CE</u> = "1", V <sub>OUT</sub> = 0.5V CE = "1", V <sub>OUT</sub> = 5.5V			-60 60			-40 40	μΑ μΑ
V <sub>он</sub>	High Level Output Voltage (82S131)	<u>CE</u> = "0", I <sub>OUT</sub> = −2.4mA, "1" STORED	2.4			2.4			V
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0V, V <sub>CC</sub> = 5.0V		5			5		pF
COUT	Output Capacitance	V <sub>OUT</sub> = 2.0V, V <sub>CC</sub> = 5.0V		8			8		рF
I <sub>IL</sub>	"0" Input Current	V <sub>IN</sub> = 0.45V			- 150			-100	μA
Чн	"1" Input Current	V <sub>IN</sub> = 5.5V			50			40	μA
VIL	"0" Level Input Voltage				.80			.85	V
V <sub>IH</sub>	"1" Level Input Voltage		2.0			2.0			V
Icc	V <sub>CC</sub> Supply Current			120	140		120	140	mA
VIC	Input Clamp Voltage	I <sub>N</sub> = – 18mA		-0.8	-1.2		-0.8	-1.2	V
los	Output Short Circuit Current (82S131)	V <sub>OUT</sub> = 0V	- 15		-85	-20		-70	mA

# SWITCHING CHARACTERISTICS

S82S130/131 N82S130/131 

	TEST CONDITIONS <sup>1</sup>	S82S130/131			N82S130/131			
	TEST CONDITIONS	MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	UNIT
Propagation Delay								
T <sub>AA</sub> Address to Output	$C_{L} = 30pF$ $R_{1} = 270\Omega$		40	70		40	50	ns
T <sub>CD</sub> Chip Disable to Output			20	30		20	30	ns
T <sub>CE</sub> Chip Enable to Output	$R_2 = 600\Omega$		20	30		20	30	ns

NOTES:

1. Positive current is defined as into the terminal referenced.

2. Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25 $^{\circ}$ C.

#### AC TEST FIGURE AND WAVEFORM



#### **TYPICAL FUSING PATH**



# **TYPICAL PROGRAMMING SEQUENCE**



### SIGNETICS 2048-BIT BIPOLAR PROGRAMMABLE ROM (512 X 4 PROM) = 82S130, 82S131

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX		
Power Sup	oply Voltage					•	
V <sub>CCP</sub> <sup>1</sup>	To Program	I <sub>CCP</sub> = 350 ± 50mA (Transient or steady state)	8.5	8.75	9.0	V	
V <sub>CCH</sub>	Upper Verify Limit		5.3	5.5	5.7	v	
V <sub>CCL</sub>	Lower Verify Limit		4.3	4.5	4.7	v v	
Vs <sup>3</sup>	Verify Threshold		0.9	1.0	1.1	v	
I <sub>CCP</sub>	Programming Supply Current	V <sub>CCP</sub> = +8.75 ± .25V	300	350	400	mA	
Input Vol	tage		s		•	<b>-</b>	
VIH	Logical "1"		2.4		5.5	V	
VIL	Logical "O"		0	0.4	0.8	v	
Input Cur	rent						
Чн	Logical "1"	V <sub>IH</sub> = +5.5V			50	μΑ	
Ι <sub>ΙΕ</sub>	Logical "0"	$V_{1L} = +0.4V$			-500	μA	
V <sub>OUT</sub> <sup>2</sup>	Output Programming Voltage	I <sub>OUT</sub> = 200 ± 20mA (Transient or steady state)	16.0	17.0	18.0	V	
IOUT	Output Programming Current	V <sub>OUT</sub> = +17 ± 1V	180	200	220	mA	
т <sub>R</sub>	Output Pulse Rise Time		10		50	μs	
tp	CE Programming Pulse Width		1		2	ms	
t <sub>D</sub>	Pulse Sequence Delay		10			μs	
T <sub>PB</sub> 5	Programming Time	$V_{CC} = V_{CCP}$			2.5	sec	
T <sub>PS</sub>	Programming Pause	$V_{CC} = 0V$	5			sec	
$\frac{{T_{PR}}^4}{{T_{PR}}{+}{T_{PS}}}$	Programming Duty Cycle				33	%	

# **PROGRAMMING SPECIFICATIONS** (Testing of these limits may cause programming of device.) $T_A = +25^{\circ}C$

#### **PROGRAMMING PROCEDURE**

- 1. Terminate all device outputs with a 10K  $\!\Omega$  resistor to VCC.
- 2. Select the Address to be programmed, and raise V<sub>CC</sub> to  $V_{CCP} = 8.75 \pm .25V$ .
- 3. After 10 $\mu$ s delay, apply V<sub>OUT</sub> = +17 ± 1V to the output to be programmed. Program one output at the time.
- 4. After  $10\mu$ s delay, pulse the  $\overline{CE}$  input to logic "0" for 1 to 2 ms.
- 5. After  $10\mu$ s delay, remove +17V from the programmed output.
- 6. To verify programming, after 10 $\mu$ s delay, lower V<sub>CC</sub> to V<sub>CCH</sub> = +5.5 ± .2V, and apply a logic "0" level to the  $\overline{CE}$  input. The programmed output should remain in the "1" state. Again, lower V<sub>CC</sub> to V<sub>CCL</sub> = +4.5 ± .2V, and verify that the programmed output remains in the "1" state.
- 7. Raise V<sub>CC</sub> to V<sub>CCP</sub> =  $8.75 \pm .25V$ , and repeat steps 3 through 6 to program other bits at the same address.
- 8. After  $10\mu$ s delay, repeat steps 2 through 7 to program all other address locations.

NOTES:

- 1. Bypass V<sub>CC</sub> to GND with a  $0.01\mu$ F capacitor to reduce voltage spikes.
- 2. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- 3. V<sub>S</sub> is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Continuous fusing for an unlimited time is also allowed, provided that a 33% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period (V<sub>CC</sub> = 0V) of 4ms.
- 5. On the first programming attempt (from cold start) a maximum limit of 5 sec. is allowed. In most cases, depending on the truth table, this will decrease total programming time.

# N82S130/131 MANUAL PROGRAMMER



# TIMING SEQUENCE

