

64-BIT BIPOLAR SCRATCH PAD MEMORY (16x4 RAM) 82S25

FEBRUARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S25 is a 64-bit, Schottky clamped TTL, Read-Write Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications.

The 82S25 is a fully decoded memory array organized as 16 words of 4 bits each, with separate input and output lines. It features PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion.

The outputs of the 82S25 assume a logic "1" state during write. This allows both memory inputs and outputs to share a common bus for minimizing interconnections, and more effective utilization of common I/O circuitry.

The 82S25 is available in the commercial and military temperature ranges. For the commercial temperature range (0° C to +75 $^{\circ}$ C) specify N82S25, B or F. For the military temperature range (-55 $^{\circ}$ C to +125 $^{\circ}$ C) specify S82S25, F only.


FEATURES

- ORGANIZATION 16 X 4
- ADDRESS ACCESS TIME: S82S25 – 60ns, MAXIMUM N82S25 – 50ns, MAXIMUM
- WRITE CYCLE TIME: S82S25 – 50ns, MAXIMUM N82S25 – 35ns, MAXIMUM
- POWER DISSIPATION 6.25mW/BIT, TYPICAL
- INPUT LOADING: S82S25 – (-150μA) MAXIMUM N82S25 – (-100μA) MAXIMUM
- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- 16 PIN CERAMIC DIP

APPLICATIONS

SCRATCH PAD MEMORY BUFFER MEMORY PUSH DOWN STACKS CONTROL STORE

PIN CONFIGURATION




TRUTH TABLE

MODE	CE	WĔ	In	Dn
Read	0	1	x	Complement of data stored
Write "O"	0	0	0	1
Write "1"	0	0	1	1
Disabled	1	X	х	1

X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT		
V _{CC}	Power Supply Voltage	+7	Vdc		
V _{in}	Input Voltage	+5.5	Vdc		
V _{он}	High Level Output Voltage	+5.5	Vdc		
Τ _Α	Operating Temperature Range (N82S25) (S82S25)	0° to +75° -55° to +125°	°C °C		
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°c		

$\begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \quad \begin{array}{l} S82S25 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \ 4.5V \leqslant V_{CC} \leqslant 5.5V \\ N82S25 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \ 4.75V \leqslant V_{CC} \leqslant 5.25V \end{array}$

DADAMETED		TEST CONDITIONS	\$82\$25 ^{1,2,3}			N82S25 ^{1,2,3}			
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁸	MAX	MIN	TYP ⁸	MAX	UNIT
I _{IL}	"0" Input Current	V _{IN} = 0.45V		-10	-150		-10	-100	μΑ
ін	"1" Input Current	V _{IN} = 5.5V			25			10	μΑ
VIL	"0" Level Input Voltage	V _{CC} = MIN			.80			.85	v
V _{IH}	"1" Level Input Voltage	V _{CC} = MAX	2.0		į	2.0			v
VIC	Input Clamp Voltage	I _{IN} = -12mA, V _{CC} = MIN (Note 6)		-1.0	-1.5		-1.0	-1.5	v
V _{OL}	"0" Output Voltage	I _{OUT} = 16mA, V _{CC} = MIN (Notes 4, 5)		0.35	0.5		0.35	0.45	v
C _{IN}	Input Capacitance	V _{IH} = 2.0V, V _{CC} = 5.0V		5	1		5		pF
Соит	Output Capacitance	V _{OUT} = 2.0V, V _{CC} = 5.0V, CE = "1"		8			8		pF
Icc	Power Supply Current	(Note 5)		80	120		80	105	mA
I _{OLK}	Output Leakage Current	CE = "1", V _{OUT} = 5.5V, V _{CC} = MIN		<1	100		<1.0	100	μΑ

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

2. Positive current is defined as into the terminal referenced.

3. Positive logic definition: ''1'' = HIGH \approx +5.0V; ''0'' = LOW \approx GRD.

4. Output sink current is supplied through a resistor to $V_{\mbox{CC}}.$

5. All sense outputs in "0" state.

6. Test each input one at a time.

7. To guarantee a WRITE into the slowest bit.

8. Typical values are at V_{CC} = +5.0V and T_A = +25 $^{\circ}$ C.


64-BIT BIPOLAR SCRATCH PAD MEMORY (16 X 4 RAM) = 82S25

SWITCHING CHARACTERISTICS


CS 882S25 $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C, 4.5V \leq V_{CC} \leq 5.5V$ N82S25 $0^{\circ}C \leq T_{A} \leq +75^{\circ}C, 4.75V \leq V_{CC} \leq 5.25V$

								r	
PARAMETER		TEST CONDITIONS	S82S25			N82S25			UNIT
		TEST CONDITIONS	MIN	TYP ⁸	MAX	MIN	TYP ⁸	MAX	UNIT
Propaga	ation Delays								
T _{AA}	Address Access Time			35	60		35	50	ns
T _{CE}	Chip Enable Access Time			20	35		20	35	ns
T _{CD}	Chip Enable Output Disable Time			20	35		20	35	ns
T _{WD}	Write Enable to Output Disable Time			20	30		20	25	ns
Twr	Write Recovery Time			35	60		35	50	ns
Write S	et-up Times	$R_1 = 270\Omega$ $R_2 = 600\Omega$					1		
T _{WSA}	Address to Write Enable	C _L = 30pF	10	-8		0	-8		ns
T _{WSD}	Data In to Write Enable		25	5		20	5		ns
Twsc	CE to Write Enable		0	-5		0	-5		ns
Write H	lold Times								
T _{WHA}	Address to Write Enable		10	0		5	0		ns
т _{wнd}	Data In to Write Enable		10	-3		5	-3		ns
т _{wнс}	CE to Write Enable		5	0		5	0		ns
T _{WP}	Write Enable Pulse Width (Note 7)		30	18		30	18		ns

AC TEST LOAD AND WAVEFORMS



SWITCHING PARAMETERS MEASUREMENT INFORMATION



- Delay between beginning of CHIP ENABLE low TCE (with ADDRESS valid) and when DATA OUTPUT becomes valid.
- Delay between when CHIP ENABLE becomes high T_{CD} and DATA OUTPUT is in off state.
- $\mathsf{T}_{\mathsf{A}\mathsf{A}}$ Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.
- Twsc Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.

- T_{WP} Width of WRITE ENABLE pulse.
- Required delay between beginning of valid ADD-TWSA RESS and beginning of WRITE ENABLE pulse.
- Required delay between beginning of valid DATA TWSD INPUT and end of WRITE ENABLE pulse.
- Delay between beginning of WRITE ENABLE pulse T_{WD} and when DATA OUTPUT is in off state.
- Required delay between end of WRITE ENABLE Тинс pulse and end of CHIP ENABLE.
- Required delay between end of WRITE ENABLE TWHA pulse and end of valid ADDRESS.