


#### GENERAL DESCRIPTION

The 854S006I is a low skew, high perfor- mance 1-to-6 Differential-to-LVDS Fanout Buffer. The CLK, nCLK pair can accept most standard differential input levels. The 854S006I is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output skew characteristics make the 854S006l ideal for those clock distribution applications demanding well defined performance and repeatability.


#### **FEATURES**

- · Six differential LVDS outputs
- · One differential clock input pair
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency: 1.7GHz
- Translates any single ended input signal to LVDS levels with resistor bias on nCLK input
- Output skew: 55ps (maximum)
- Propagation delay: 850ps (maximum)
- Additive phase jitter, RMS: 0.067ps (typical)
- Full 3.3V or 2.5V power supply
- -40°C to 85°C ambient operating temperature
- · Available in lead-free (RoHS 6) packages

#### **BLOCK DIAGRAM**



## PIN ASSIGNMENT



854S006I 24-Lead TSSOP 4.40mm x 7.8mm x 0.925mm package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	nCLK	Input	Pulldown	Inverting differential clock input.
2	CLK	Input	Pullup	Non-inverting differential clock input.
3, 22	V <sub>DD</sub>	Power		Positive supply pins.
4, 10, 15, 21	V <sub>DDO</sub>	Power		Output supply pins.
5, 6	Q0, nQ0	Output		Differential output pair. LVDS interface levels.
7, 18, 23, 24	GND	Power		Power supply ground.
8, 9	Q1, nQ1	Output		Differential output pair. LVDS interface levels.
11, 12	Q2, nQ2	Output		Differential output pair. LVDS interface levels.
13, 14	Q3, nQ3	Output		Differential output pair. LVDS interface levels.
16, 17	Q4, nQ4	Output		Differential output pair. LVDS interface levels.
19, 20	Q5, nQ5	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ

TABLE 3. CLOCK INPUT FUNCTION TABLE

Inp	uts	Out	puts	Input to Output Mode	Polarity
CLK	nCLK	Q0:Q5	nQ0:nQ5	input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information, "Wiring the Differential Input to Accept Single Ended Levels".



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V 4.6V

Inputs, V -0.5V to  $V_{DD} + 0.5 V$ 

Outputs, I (LVDS)

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance,  $\theta_{\text{\tiny LA}}$ 

70°C/W (0 mps) -65°C to 150°C

Storage Temperature,  $T_{_{\rm STG}}$ 

(Junction-to-Ambient)

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 4A. Power Supply DC Characteristics,**  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				55	mA
I <sub>DDO</sub>	Output Supply Current				105	mA

**Table 4B. Power Supply DC Characteristics,**  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		2.375	2.5	2.625	V
V	Output Supply Voltage		2.375	2.5	2.625	V
l <sub>DD</sub>	Power Supply Current				55	mA
I <sub>DDO</sub>	Output Supply Current				102	mA

Table 4C. Differential DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Innert High Commont	CLK	$V_{DD} = V_{N} = 3.465V$ or 2.625V			10	μΑ
I <sub>IH</sub>	Input High Current	nCLK	$V_{_{DD}} = 3.465V \text{ or } 2.625V,$ $V_{_{IN}} = 0V$			150	μΑ
		CLK	$V_{DD} = V_{N} = 3.465V$ or 2.625V	-150			μΑ
I <sub>IL</sub>	Input Low Current	nCLK	$V_{_{DD}} = 3.465V \text{ or } 2.625V,$ $V_{_{IN}} = 0V$	-10			μΑ
V	Peak-to-Peak Input Voltage; No	OTE 1		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: V should not be less than -0.3V

NOTE 2: Common mode voltage is defined as V<sub>H</sub>.



Table 4D. LVDS DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		326		526	mV
$\Delta$ V $_{_{ m OD}}$	V <sub>op</sub> Magnitude Change				50	mV
V <sub>os</sub>	Offset Voltage		1.28		1.44	V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change				50	mV

NOTE: Please refer to Parameter Measurement Information for output information.

Table 4E. LVDS DC Characteristics,  $V_{_{DD}} = V_{_{DDO}} = 2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		305		505	mV
$\Delta V_{_{\mathrm{OD}}}$	V <sub>op</sub> Magnitude Change				50	mV
	Offset Voltage		1.1		1.45	V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change				50	mV

NOTE: Please refer to Parameter Measurement Information for output information.

NOTE: Maximum value is a design target spec.

**Table 5A. AC Characteristics,**  $V_{dd} = V_{ddo} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				1.7	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		300		850	ps
tsk(o)	Output Skew; NOTE 2, 3				55	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	622.08MHz, Integration Range: 12kHz – 20MHz		0.067		ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	50		250	ps
odc	Output Duty Cycle	≤ 1.2GHz	47		53	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured from at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

**Table 5B. AC Characteristics,**  $V_{dd} = V_{ddd} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				1.7	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		300		800	ps
tsk(o)	Output Skew; NOTE 2, 3				55	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	622.08MHz, Integration Range: 12kHz – 20MHz		0.067		ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	50		250	ps
odc	Output Duty Cycle	≤ 1.2GHz	47		53	%


For NOTES, see Table 5A.



#### **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels

(dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device.

This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.




# PARAMETER MEASUREMENT INFORMATION






#### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


#### 2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






#### DIFFERENTIAL INPUT LEVEL

#### OUTPUT SKEW







#### OUTPUT RISE/FALL TIME

#### PROPAGATION DELAY




# PARAMETER MEASUREMENT INFORMATION, CONTINUED





#### **OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD**

#### OFFSET VOLTAGE SETUP



DIFFERENTIAL OUTPUT VOLTAGE SETUP



# **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF \simeq V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\tiny DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

#### RECOMMENDATIONS FOR UNUSED OUTPUT PINS

#### **OUTPUTS:**

#### **LVDS OUTPUTS**

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, we recommend that there is no trace attached.



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both differential signals must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 2A to 2F* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

FIGURE 2A. CLK/nCLK INPUT DRIVEN BY AN IDT OPEN EMITTER LVHSTL DRIVER




FIGURE 2C. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 2E. CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2B. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 2D. CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 2F. CLK/nCLK INPUT DRIVEN BY A 2.5V SSTL DRIVER



### 3.3V, 2.5V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 3. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION



#### Power Considerations

This section provides information on power dissipation and junction temperature for the 854S006I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 854S006l is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \* 55mA = 190.575mW
- Power (outputs)<sub>MAX</sub> = V<sub>DDO MAX</sub> \* I<sub>DDO MAX</sub> = 3.465V \* 105mA = 363.825mW

Total Power 
$$_{MAX}$$
 = 190.575mW + 363.825mW = **554.4mW**

#### 2. Junction Temperature.

Junction temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 70°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.554\text{W} * 70^{\circ}\text{C/W} = 123.8^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{\text{JA}}$  for 24-Lead TSSOP, Forced Convection

# θ<sub>JA</sub> by Velocity (Meters per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 70°C/W 65°C/W 62°C/W



# RELIABILITY INFORMATION

Table 7.  $\theta_{_{JA}} vs.$  Air Flow Table for 24 Lead TSSOP

# θ<sub>JA</sub> by Velocity (Meters per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 70°C/W 65°C/W 62°C/W

#### **TRANSISTOR COUNT**

The transistor count for 854S006l is: 293

# PACKAGE OUTLINE & DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

CVMDOL	Millin	neters
SYMBOL	Minimum	Maximum
N	2	24
Α		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	7.70	7.90
E	6.40 I	BASIC
E1	4.30	4.50
е	0.65 I	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



#### Table 9. Ordering Information

Part/Order Number	er Marking	Package	Shipping Packaging	Temperature
854S006AGILF	ICS854S006AIL	24 lead "Lead Free" TSSOP	Tray	-40°C to +85°C
854S006AGILFT	ICS854S006AIL	24 lead "Lead Free" TSSOP	Tape and Reel	-40°C to +85°C



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
А	T4D, T4E	4	LVDS DC Characteristics Table - changed VOD units from V to mV.	
	T9	13	Ordering Information Table - deleted "ICS" prefix from Part/Order column.	7/20/09
			Changed style of header/footer.	
В		1	Block Diagram - changed CLK to "pullup" and nCLK to "pulldown".	
	T1	2	Pin Descriptions - changed CLK and nCLK "Type" to reflect block diagram.	
	T4C	3	Differential DC Characteristics Table - IIH parameters, changed CLK levels from 150uA	
			max. to 10uA max.; nCLK levels from 5uA max. to 150uA max.	1/18/10
			IIL parameters, changed CLK levels from -5uA min. to -150uA min.; nCLK levels from	17 107 10
			-150uA min. to -10uA min.	
	T5A, T5B	4	Added thermal note.	
		9	Updated Differential Clock Input Interface section.	ļ
В			Removed ICS from the part numbers where needed.	
		1	General Description - removed ICS chip.	
	T9	12	Ordering Information - removed quantity from tape and reel. Deleted the LF note below	1/19/16
			the table.	
			Updated header and footer.	





#### **Corporate Headquarters**

6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

#### Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales **Tech Support** 

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved