
General Description

The 8T73S208B-01 is a high-performance differential LVPECL clock divider and fanout buffer. The device is designed for the frequency division and signal fanout of high-frequency, low phase-noise clocks. The 8T73S208B-01 is characterized to operate from a 2.5V and 3.3V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8T73S208B-01 ideal for those clock distribution applications demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count. Each output can be individually enabled or disabled in the high-impedance state controlled by a I²C register. On power-up, all outputs are disabled.


Block Diagram



Features

- One differential input reference clock
- Differential pair can accept the following differential input levels: LVDS, LVPECL, CML
- Integrated input termination resistors
- Eight LVPECL outputs
- Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8
- Maximum input clock frequency: 1GHz
- · LVCMOS interface levels for the control inputs
- Individual output enable/disabled by I²C interface
- Power-up state: all outputs disabled
- Output skew: 60ps (maximum)
- Output rise/fall times: 350ps (maximum)
- Low additive phase jitter, RMS: 182fs (typical)
- Full 2.5V and 3.3V supply voltages
- Lead-free (RoHS 6) 32-Lead VFQFN packaging
- -40°C to 85°C ambient operating temperature

Pin Assignment



Pin Descriptions and Pin Characteristics

Table 1. Pin Descriptions

Number	Name	Ту	ре	Description
1, 32	ADR1, ADR0	Input	Pulldown	I ² C Address inputs. LVCMOS/LVTTL interface levels.
2, 7, 18, 23	V _{EE}	Power		Negative supply pins.
3, 4	Q0, nQ0	Output		Differential output pair 0. LVPECL interface levels.
5, 6	Q1, nQ1	Output		Differential output pair 1. LVPECL interface levels.
8, 17	V _{CCO}	Power		Output supply pins.
9, 10	Q2, nQ2	Output		Differential output pair 2. LVPECL interface levels.
11, 12	Q3, nQ3	Output		Differential output pair 3. LVPECL interface levels.
13, 14	Q4, nQ4	Output		Differential output pair 4. LVPECL interface levels.
15, 16	Q5, nQ5	Output		Differential output pair 5. LVPECL interface levels.
19, 20	Q6, nQ6	Output		Differential output pair 6. LVPECL interface levels.
21, 22	Q7, nQ7	Output		Differential output pair 7. LVPECL interface levels.
24, 25	FSEL0, FSEL1	Input	Pulldown	Frequency divider select controls. See Table 3A for function. LVCMOS/LVTTL interface levels.
26	IN	Input		Non-inverting differential clock input. $RT = 50\Omega$ termination to V_{T} .
27	V _T	Termination Input		Input for termination. Both IN and nIN inputs are internally terminated 50Ω to this pin. See input termination information in Section, "Applications Information".
28	nIN	Input		Inverting differential clock input. RT = 50Ω termination to V _T .
29	V _{CC}	Power		Power supply pin.
30	SDA	I/O	Pullup	I ² C Data Input/Output. Input: LVCMOS/LVTTL interface levels. Output: open drain.
31	SCL	Input	Pullup	I ² C Clock Input. LVCMOS/LVTTL interface levels.

NOTE: Pulldown and Pullup refers to an internal input resistors. See Section, "Table 2. Pin Characteristics" values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			2		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{PULLUP}	Input Pullup Resistor			51		kΩ

Function Tables

Input Frequency Divider Operation

The FSEL1 and FSEL0 control pins configure the input frequency divider. In the default state (FSEL[1:0] are set to logic 0:0 or left open) the output frequency is equal to the input frequency (divide-by-1). The other FSEL[1:0] settings configure the input divider to divide-by-2, 4 or 8, respectively.

Table 3A. FSEL[1:0] Input Selection Function Table

Ing	but	
FSEL1 FSEL0		Operation
0 (default)	0 (default)	$f_{Q[7:0]} = f_{REF} \div 1$
0	1	$f_{Q[7:0]} = f_{REF} \div 2$
1	0	$f_{Q[7:0]} = f_{REF} \div 4$
1	1	$f_{Q[7:0]} = f_{REF} \div 8$

NOTE: FSEL1, FSEL0 are asynchronous controls

Output Enable Operation

The output enable/disable state of each individual differential output Qx, nQx can be set by the content of the I²C register (see Table 3C). A logic zero to an I²C bit in register 0 enables the corresponding differential output, while a logic one disables the differential output (see Table 3B). After each power cycle, the device resets all I²C bits (Dn) to its default state (logic 1) and all Qx, nQx outputs are disabled. After the first valid I²C write, the output enable state is controlled by the I²C register. Setting and changing the output enable state through the I²C interface is asynchronous to the input reference clock.

Table 3B. Individual Output Enable Control

Bit	
Dn	Operation
0	Output Qx, nQx is enabled.
1 (default)	Output Qx, nQx is disabled in high-impedance state.

Table 3C. Individual output enable control

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Output	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
Default	1	1	1	1	1	1	1	1


²C Interface Protocol

The 8T73S208B-01 uses an I²C slave interface for writing and reading the device configuration to and from the on-chip configuration registers. This device uses the standard I²C write format for a write transaction, and a standard I²C read format for a read transaction. Figure 1 defines the I²C elements of the standard I²C transaction. These elements consist of a start bit, data bytes, an acknowledge or Not-Acknowledge bit and the stop bit. These elements are arranged to make up the complete I²C transactions as shown in Figure 2 and Figure 3. Figure 2 is a write transaction while Figure 3 is read transaction. The 7-bit I²C slave addresses and two

variable bits which are set by the hardware pins ADR[1:0] (binary 11010, ADR1, ADR0). Bit 0 of slave address is used by the bus controller to select either the read or write mode. The hardware pins ADR1 and ADR0 and should be individually set by the user to avoid address conflicts of multiple 8T73S208B-01 devices on the same bus.

Table 3D. I²C Slave Address

7	6	5	4	3	2	1	0
1	1	0	1	0	ADR1	ADR0	R/W



START (S) – defined as high-to-low transition on SDA while holding SCL HIGH.

DATA – between START and STOP cycles, SDA is synchronous with SCL. Data may change only when SCL is LOW and must be stable when SCL is HIGH.

ACKNOWLEDGE (A) – SDA is driven LOW before the SCL rising edge and held LOW until the SCL falling edge.

 $\ensuremath{\text{STOP}}$ (S) – defined as low-to-high transition on SDA while holding SCL HIGH

S	DevAdd	WA	A Data Byt	e AP

Figure 2: Write Transaction

S	DevAdd	R	А	Data Byte	Α	Ρ
Fig	ure 3: Rea	ad T	ran	saction		
S –		Sta	rt o	r Repeated Start		
W –		R/V	/ is	set for Write		
R –		R/V	/ is	set for Read		
A –		Ack				
Dev	Add –	7 bi	t D	evice Address		
P –		Sto	р			

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V _{CC}	4.6V	
Inputs, V _I	-0.5V to V _{CC} + 0.5V	
Input Termination Current, IVT	±35mA	
Outputs, I _O (LVPECL) Continuous Current Surge Current	50mA 100mA	
Storage Temperature, T _{STG}	-65°C to 150°C	
Maximum Junction Temperature, T _{JMAX}	125°C	
ESD - Human Body Model ¹	2000V	
ESD - Charged Device Model	500V	

NOTE 1:According to JEDEC/JS-001-2012/JESD22-C101E.

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCO} = 2.5V \pm 5\%$ or $3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		2.375	2.5V	2.625	V
V _{CC}	Power Supply Voltage		3.135	3.3V	3.465	V
V _{CCO}	Output Supply Voltage		2.375	2.5V	2.625	V
V _{CCO}	Output Supply Voltage		3.135	3.3V	3.465	V
I _{EE}	Power Supply Current			92	110	mA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}		FSEL[1:0], ADR[1:0]	$V_{CC} = 3.3V \pm 5\%$	2.2		V _{CC} + 0.3V	V
	Input High Voltage ¹	SCL, SDA	$V_{CC} = 3.3V \pm 5\%$	2.4		V _{CC} + 0.3V	V
		FSEL[1:0], ADR[1:0]	$V_{CC} = 2.5V \pm 5\%$	1.7		V _{CC} + 0.3V	V
		SCL, SDA	$V_{CC} = 2.5V \pm 5\%$	1.9		V _{CC} + 0.3V	V
		FSEL[1:0], ADR[1:0]	$V_{CC} = 3.3V \pm 5\%$	-0.3		0.8	V
V	Input	SCL, SDA	$V_{CC} = 3.3V \pm 5\%$	-0.3		0.8	V
V _{IL}	Low Voltage ¹	FSEL[1:0], ADR[1:0]	$V_{CC} = 2.5V \pm 5\%$	-0.3		0.7	V
		SCL, SDA	$V_{CC} = 2.5V \pm 5\%$	-0.3		0.5	V
	Input	FSEL[1:0], ADR[1:0]	$V_{CC} = V_{IN} = 2.625 \text{ or } 3.465 \text{V}$			150	μA
IIH	High Current	SCL, SDA	$V_{CC} = V_{IN} = 2.625 \text{ or } 3.465 \text{V}$			10	μA
	Input	FSEL[1:0], ADR[1:0]	V_{CC} = 2.625 or 3.465V, V_{IN} = 0V	-10			μA
IIL	Low Current	SCL, SDA	$V_{CC} = 2.625 \text{ or } 3.465 \text{V}, \text{ V}_{IN} = 0 \text{V}$	-150			μA

Table 4B. LVCMOS/LVTTL Input DC Characteristics, $V_{CC} = V_{CCO} = 2.5V \pm 5\%$ or $3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE 1: V_{IL} should not be lower than -0.3V and V_{IH} should not be higher than V_{CC} + 0.3V.

Table 4C. Differential Input DC Characteristics, $V_{CC} = V_{CCO} = 2.5V \pm 5\%$ or $3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IN}	Input Voltage Swing ¹	IN, nIN		0.15		1.2	V
V _{CMR}	Common Mode Input V	/oltage ^{1, 2}		1.2		$V_{CC} - (V_{IN}/2)$	V
V_{DIFF_IN}	Differential Input Voltag	ge Swing		0.3		2.4	V
R _{IN}	Input Resistance	IN, nIN	IN, nIN to V _T	40	50	60	Ω
R _{IN_DIFF}	Differential Input Resistance	IN, nIN	IN to nIN, V _T = Open	80	100	120	Ω

NOTE 1: V_{IL} should not be less than -0.3V and V_{IH} should not be greater than V_{CC}

NOTE 2: Common Mode Input Voltage is defined as the cross point.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage ¹		V _{CCO} – 1.102	V _{CCO} - 0.95	V _{CCO} -0.775	V
V _{OL}	Output Low Voltage ¹		V _{CCO} - 1.802	V _{CCO} – 1.6	V _{CCO} – 1.367	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6	0.7	1.0	V

Table 4D. LVPECL DC Characteristics, V_{CC} = V_{CCO} = 3.3V \pm 5\%, V_{EE} = 0V, T_A = -40°C to 85°C

NOTE 1: Outputs terminated with 50Ω to V_{CCO} – 2V.

Table 4E. LVPECL DC Characteristics, V_{CC} = V_{CCO} = 2.5V \pm 5\%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage ¹		V _{CCO} – 1.125	V _{CCO} - 0.95	V _{CCO} – 0.767	V
V _{OL}	Output Low Voltage		V _{CCO} -1.799	V _{CCO} – 1.6	V _{CCO} – 1.359	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.60	0.65	1.00	V

NOTE 1: Outputs terminated with 50 Ω to V_{CCO} – 2V.

AC Electrical Characteristics

Table 5. AC Electrical Characteristics, $V_{CC} = V_{CCO} = 2.5V \pm 5\%$ or $3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter ¹		Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Frequency	IN, nIN				1	GHz
f _{SCL}	I ² C Clock Frequency	/				400	kHz
t _{JIT}	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section, measured with FSEL[1:0] = 00		f _{REF} =156.25MHz, Integration Range: 12kHz – 20MHz		182	207	fs
	Propagation Delay ²	IN, nIN to Qx, nQx	FSEL[1:0] = 00	350		750	ps
			FSEL[1:0] = 01	500		870	ps
t _{PD}			FSEL[1:0] = 10	550		1052	ps
			FSEL[1:0] = 11	650		1230	ps
<i>t</i> sk(o)	Output Skew ^{3, 4}					60	ps
<i>t</i> sk(p)	Pulse Skew					50	ps
<i>t</i> sk(pp)	Part-to-Part Skew ^{3, 5, 6}					500	ps
odc	Output Duty Cycle ⁷		Any Frequency		50		%
			at f _{REF} = 100MHz	48	50	52	%
			at f _{REF} = 125MHz	48	50	52	%
			at f _{REF} = 156.25MHz	48	50	52	%
t _{PDZ}	Output Enable and Disable Time ⁸		Output Enable/ Disable State from/ to Active/ Inactive		1		μs
+ /+	Output Rise/Fall Time		20% to 80%		140	205	ps
t _R / t _F			10% to 90%		180	350	ps

NOTE 1: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 2: Measured from the differential input crossing point to the differential output cross point.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross point.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross point.

NOTE 6: Part-to-part skew specification does not guarantee divider synchronization among devices.


NOTE 7: If FSEL[1:0] = 00 (divide-by-one), the output duty cycle will depend on the input duty cycle.

NOTE 8: Measured from SDA rising edge of I^2C stop command.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Typical Phase Jitter at 156.25MHz

The input source is 156.25MHz Wenzel Oscillator.


Parameter Measurement Information




3.3 Core/3.3V LVPECL Output Load AC Test Circuit




Differential Input Level




Output Skew



2.5V Core/2.5V LVPECL Output Load AC Test Circuit





Propagation Delay






Parameter Measurement Information, continued






Output Duty Cycle/Pulse Width/Period



Single-Ended & Differential Input Voltage Swing

Part-to-Part Skew




Output Rise/Fall Times


Applications Information

3.3V Differential Input with Built-In 50 Ω Termination Interface

The IN /nIN with built-in 50Ω terminations accept LVDS, LVPECL, CML and other differential signals. Both signals must meet the V_{IN} and V_{CMR} input requirements. *Figures 4A* to 4*C* show interface examples for the IN/nIN input with built-in 50Ω terminations driven by

the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.








Figure 4A. IN/nIN Input with Built-In 50 Ω Driven by an LVDS Driver




Figure 4C. IN/nIN Input with Built-In 50 Ω Driven by a CML Driver

2.5V LVPECL Input with Built-In 50 Ω Termination Interface

The IN /nIN with built-in 50 Ω terminations accept LVDS, LVPECL, CML and other differential signals. Both signals must meet the V_{IN} and V_{CMR} input requirements. *Figures 5A* to *5C* show interface examples for the IN/nIN with built-in 50 Ω termination input driven by

the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 5A. IN/nIN Input with Built-In 50 Ω Driven by an LVDS Driver




Figure 5C. IN/nIN Input with Built-In 50 Ω Driven by a CML Driver




Figure 5B. IN/nIN Input with Built-In 50 Ω Driven by an LVPECL Driver

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.




Figure 6. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVPECL Outputs

Any unused LVPECL output pair can be left floating. We recommend that there is no trace attached.

Termination for 3.3V LVPECL Outputs

Figures 7A and *7B* are examples of 3.3V LVPECL output DC terminations.




Figure 7A. 3.3V LVPECL Output Termination




Figure 7B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 8A and Figure 8B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{CCO} - 2V. For V_{CCO} = 2.5V, the V_{CCO} - 2V is very close to ground




Figure 8A. 2.5V LVPECL Driver Termination Example




Figure 8C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 8B can be eliminated and the termination is shown in *Figure 8C*.




Figure 8B. 2.5V LVPECL Driver Termination Example

Power Considerations

This section provides information on power dissipation and junction temperature for the 8T73S208B-01 Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8T73S208B-01 is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for $V_{CC} = 3.465V$, which gives worst case results.

NOTE: Refer to Section, "3. Calculations and Equations." for details on calculating power dissipated due to loading.

I_{EE MAX} @ 85°C = 106.52mA

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 106.52mA = 369.09mW
- Power (outputs)_{MAX} = 36.3mW/Loaded Output pair
 If all outputs are loaded, the total power is 8 * 36.3mW = 290.4mW
- Power Dissipation for Internal Termination R_T with V_T floating Power (R_T)_{Max} = (V_{IN MAX})² / R_{T MIN} = (1.2)² /80 = 18mW

Total Power_MAX = (3.465V, with all outputs switching) = 369.09mW + 290.4mW + 18mW = 677.49mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 42.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.678W * 42.7^{\circ}C/W = 113.93^{\circ}C$. This is below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 32-Lead VFQFN, Forced Convection

θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	42.7°C/W	37.3°C/W	33.5°C/W		

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in Figure 9.




Figure 9. LVPECL Driver Circuit and Termination

To calculate power dissipation due to loading, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CCO} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} 0.775V$ ($V_{CCO_MAX} - V_{OH_MAX}$) = 0.775V
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} 1.367V$ ($V_{CCO_MAX} - V_{OL_MAX}$) = 1.367V

Pd_H is power dissipation when the output drives high.

 Pd_L is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - 0.775\mathsf{V})/50\Omega] * 0.775\mathsf{V} = 18.99\mathsf{mW}$

 $Pd_{L} = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - 1.367V)/50\Omega] * 1.367V = 17.31mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = **36.3mW**

Reliability Information


Table 7. θ_{JA} vs. Air Flow Table for a 32-Lead VFQFN

θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	42.7°C/W	37.3°C/W	33.5°C/W		

Transistor Count

The transistor count for 8T73S208B-01 is: 5153

32-Lead VFQFN Package Outline and Package Dimensions



6024 Silver Creek Valley Rd 1 OF 2 °. C APPROVED San Jose, CA 95138 PHONE: (408) 284–8200 FAX: (408) 284–3572 ПП.Е NL/NLG 32 PACKAGE OUTLINE 5.0 × 5.0 mm BODY EPAD 3.15 × 3.15 0.50 mm PTCH QFN 독 독 SHEET DRAWING No. PSC-4171-01 2/1/16 2/8/16 DATE SCALE DRAWING www.IDT.com ഹ റ 5 REVISIONS INITIAL RELEASE "k" VALUE MIN 0.20 <u>____</u> 000 2 $\tilde{\alpha}$ DO NOT C sz **DESCRIPTION** SYMBOI 6 < Ā R ANGULAR ±1 2/1/16 DATE TOLERANCES UNLESS SPECIFIED APPROVALS DRAWN RAG ADD DECIMAL X± .1 XX± .05 XXX± .030 CHECKED Ø 4-0.10 (CAB 90 00 REV U U φ U BOTTOM VIEW **OP TION** ¢ \in Γ \in 3.50 REF.- \in ∋ \in □ ∋ \in ∋ #1 ∋ F PIN ∋ <u>ጠጠጠጠጠጠ</u> ሬ Μ Μ × ALL DIMENSIONS ARE IN mm. ANCLES IN DEGREES. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 mm. WARPAGE SHALL NOT EXCEED 0.10 mm. SIDE VIEW C 0.20 REF. 2X 2X 20.150 ⊴®– Ţ Ŷ Fo P TOP VIEW Ś 32X Ġ //D.10G NOTES: 5.7 м.

32-Lead VFQFN Package Outline and Package Dimensions, continued

Ordering Information

Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8T73S208B-01NLGI	IDT8T73S208B-01NLGI	"Lead-Free" 32-Lead VFQFN	Tray	-40°C to 85°C
8T73S208B-01NLGI8	IDT8T73S208B-01NLGI	"Lead-Free" 32-Lead VFQFN	Tape & Reel	-40°C to 85°C



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com/go/sales

Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.