

### **General Description**

The 8V97053 is a high performance Wideband RF Synthesizer / PLL optimized for use as the local oscillator (LO) in Multi-Carrier, Multi-mode FDD & TDD Base Station radio card. It is offered in a compact 5x5, 32-VFQFN.

The 8V97053 Wideband RF Synthesizer / PLL offers a default Fractional Mode with the option to use it with an Integer mode. It requires an external loop filter.

The 8V97053 with integrated Voltage Controlled Oscillator (VCO) supports output frequencies from 34.375MHz to 4400MHz and maintains superior phase noise and spurious performance.

 $RF\_OUT_{[A:B]}$  output drivers have independently programmable output power ranging from -4dBm to +7dBm. The  $RF\_OUT$  outputs can be muted. The mute function is accessible via a SPI command or mute pin.

The operation of the 8V97053 is controlled by writing to registers through a 3-wire SPI interface. The 8V97053 also has an additional option that allows users to read back values from registers by configuring the MUX\_OUT pin as a SDO for the SPI interface. The SPI interface is compatible with 1.8V logic and tolerant to 3.3V.

In multi-service base stations, very low noise oscillators are required to generate a large variety of frequencies to the mixers while maintaining excellent phase noise performance and low power. The 8V97053 offers a large tuning range capable of providing multi-band local oscillator (LO) frequency synthesis in multi-mode base stations, thus limiting the use of multiple narrow band RF Synthesizers and reducing the BOM complexity and cost. The device can operate over -40°C to +85°C industrial temperature range.

# **Applications**

- · Wireless Infrastructure
- Test Equipment
- CATV Equipment
- Military and Aerospace
- Wireless LAN
- Clock Generation

#### **Features**

- Dual Differential Outputs
- Output frequency range: 34.375MHz to 4400MHz (continuous range)
- RF Output Divide by 1, 2, 4, 8, 16, 32, 64
- Open Drain Outputs (see Output Distribution Section)
- Fractional-N synthesizer (also supports Integer-N mode)
- 16-bit integer and 12-bit fractional (16-bit fractional when using the extended registers)
- 3- or 4-wire SPI interface (compatible with 3.3V and 1.8V)
- Single 3.3V supply
- · Logic compatibility: 1.8V
- Programmable output power level: -4dBm to +5dBm (up to +7 when using the extended registers)
- Mute Function
- Ultra low PN for 1.65GHz LO: -142.21dBc/Hz @ 1MHz Offset, (typical)
- Lock Detect Indicators
- Input Reference frequency: 5MHz to 310MHz
- 32-Lead, 5x5 VFQFN package
- Automatic VCO band selection (Autocal feature)
- -40°C to +85°C ambient operating temperature
- · Lead-free (RoHS 6) packaging



# **Table of Contents**

General Description
Applications
Features
8V97053 Block Diagram
Pin Assignment
Pin Description and Characteristic Tables
Table 1. Pin Description
Table 2. Pin Characteristics
Table 3. Supply Pins and Associated Current Return Paths8
Principles of Operation
Synthesizer Programming
Reference Input Stage
Reference Doubler
Table 4A. Lock Detect Precision (LDP)9
Feedback Divider
Figure 1. RF Feedback N Divider
Table 4B. Fractional Spurs Due to the Quantization Noise
Phase and Frequency Detector (PFD) and Charge Pump11
Figure 2. Simplified PFD Circuit using D-type Flip-flop
PFD Frequency
External Loop Filter
Phase Detector Polarity
Charge Pump High-Impedance
Integrated Low Noise VCO11
Output Distribution Section
Figure 3. Output Clock Distribution
Figure 4. Output Stage
Output Matching
Figure 5. Broadband Matching Termination
Figure 6. Optimal Matching Termination
Band Selection Disable
Phase Adjust
Phase Resync
Figure 7. 12-bit Counter for Fast Lock and Phase Resync
Fast Lock Function
Figure 8. Example of Fast Lock Mode Loop Filter Topology14
RF Output Power
MUX_OUT
Table 4C. MUX_OUT Pin Configuration
Power-Down Mode
Default Power-Up Conditions
Program Modes
Table 4D. Control Bits Configuration



Timing Characteristics	16
Figure 9. SPI Write Cycle Timing Diagram	16
Figure 10. SPI Read Cycle Timing Diagram	16
Table 4E. SPI Read / Write Cycle Timing Parameters	16
3- or 4-Wire SPI Interface Description	17
Table 4F. SPI Mode Serial Word Structure	17
Register Map	18
Register 0	
Table 5A. Register 0 Bit Allocation	18
Table 5B. Register 0: 16-Bit Feedback Divider Integer Value (INT). Function Description	18
Table 5C. Register 0: 12-Bit Feedback Divider Fractional Value (FRAC). Function Description	19
Table 5D. Register 0: 3-Bit Control Bits. Function Description	19
Register 1	19
Table 6A. Register 1 Bit Allocation	
Table 6B. Register 1: 1-Bit BAND_SEL_DISABLE. Function Description	19
Table 6C. Register 1: 12-Bit Phase Value (PHASE). Function Description	20
Table 6D. Register 1: 12-Bit Modulus Value (MOD). Function Description	20
Table 6E. Register 1: 3-Bit Control Bits. Function Description	20
Register 2	21
Table 7A. Register 2 Bit Allocation	21
Table 7B. Register 2: 2-Bit NOISE MODE. Function Description	21
Table 7C. Register 2: 3-Bit MUX_OUT. Function Description	21
Table 7D. Register 2: 1-Bit REF DIV2. Function Description	22
Table 7E. Register 2: 10-Bit R COUNTER (R). Function Description	
Table 7F. Register 2: 1-Bit DOUBLE BUFFER. Function Description	22
Table 7G. Register 2: 1-Bit Lock Detect Function (LDF). Function Description	22
Table 7H. Register 2: 1-Bit Lock Detect Precision. Function Description	
Table 7I. Register 2: 1-Bit Phase Detector Polarity. Function Description	22
Table 7J. Register 2: 1-Bit Charge Pump High-Impedance. Function Description	23
Table 7K. Register 2: 3-Bit Control Bits. Function Description	
Register 3	23
Table 8A. Register 3 Bit Allocation	
Table 8B. Register 3: 1-Bit Band Select Clock Mode. Function Description	24
Table 8C. Register 3: 2-Bit Clock Divider Mode. Function Description	24
Table 8D. Register 3: 12-Bit Clock Divider Value (CLKDIV). Function Description	24
Table 8E. Register 3: 3-Bit Control Bits. Function Description	
Register 4	25
Table 9A. Register 4 Bit Allocation	25
Table 9B. Register 4: 1-Bit Feedback Select. Function Description	25
Table 9C. Register 4: 3-Bit RF Output Divider (÷ MO) Select. Function Description	25
Table 9D. Register 4: 8-Bit Band Select Clock Counter. Function Description	26
Table 9E. Register 4: 1-Bit VCO Power Down. Function Description	26
Table 9F. Register 4: 1-Bit Mute Till Lock Detect. Function Description	26
Table 9G. Register 4: 1-Bit RF_OUTB Select. Function Description	26
Table 9H. Register 4: 1-Bit RF_OUTB Enable. Function Description	
Table 9I. Register 4: 2-Bit RF_OUTB Output Power. Function Description	26
Table 9J. Register 4: 1-Bit RF_OUTA Enable. Function Description	27




Table 9K. Register 4: 2-Bit RF_OUTA Output Power. Function Description	27
Table 9L. Register 4: 3-Bit Control Bits. Function Description	27
Register 5	27
Table 10A. Register 5 Bit Allocation	27
Table 10B. Register 5: 2-Bit LD (Lock Detect) Pin Mode. Function Description	28
Table 10C. Register 5: 3-Bit Control Bits. Function Description	28
Extended Registers, (Registers 6 and 7)	28
Register 6	28
Table 11A. Register 6 Bit Allocation	28
Table 11B. Register 6: 1-Bit Digital Lock Detect. Function Description	29
Table 11C. Register 6: 1-Bit Band Select Status (Read Only). Function Description	29
Table 11D. Register 6: 2-Bit Extra Lock Detect Precision. Function Description	29
Table 11E. Register 6: 1-Bit Extra Bit of RF_OUTB Power. Function Description	30
Table 11F. Register 6: 1-Bit Extra Bit of RF_OUTA Power. Function Description	30
Table 11G. Register 6: 2-Bit Sigma Delta Modulator Order Configuration. Function Description	30
Table 11H. Register 6: 2-Bit Dither Gain Configuration. Function Description	31
Table 11I. Register 6: 1-Bit Dither Noise Shaping Configuration. Function Description	31
Table 11J. Register 6: 1-Bit Sigma Delta Modulator Type Configuration. Function Description	31
Table 11K. Register 6: 2-Bit VCO Band Selection Accuracy Configuration. Function Description	31
Table 11N. Register 6: 4-Bit Extra Most Significant Bits of Band Select Divider. Function Description	31
Table 11O. Register 6: 3-Bit Control Bits. Function Description	31
Register 7	32
Table 12A. Register 7 Bit Allocation	32
Table 12B. Register 7: 1-Bit Loss of Digital Lock. Function Description	32
Table 12C. Register 7: 1-Bit Loss of Analog Lock. Function Description	32
Table 12D. Register 7: 1-Bit SPI Error. Function Description	32
Table 12E. Register 7: 3-Bit Revision ID. Function Description	33
Table 12F. Register 7: 4-Bit Device ID. Function Description	33
Table 12G. Register 7: 1-Bit Resolution Select. Function Description	33
Table 12J. Register 7: 4-Bit Extra Bits of MOD Value. Function Description	33
Table 12K. Register 7: 4-Bit Extra Bits of FRAC Value. Function Description	34
Table 12L. Register 7: 1-Bit SCLKE. Function Description	34
Table 12M. Register 7: 1-Bit READBACK_ADDR. Function Description	34
Table 12N. Register 7: 1-Bit SPI_R_WN. Function Description	35
Table 12O. Register 7: 3-Bit Control Bits. Function Description	35
Absolute Maximum Ratings	36
Table 13. Absolute Maximum Ratings	36
DC Electrical Characteristics	37
Table 14A. Power Supply DC Characteristics, V <sub>DDX</sub> = V <sub>DDA</sub> = 3.3V ± 5%, T <sub>A</sub> = -40°C to +85°C	37
Table 14B. Output Divider Incremental Current	37
Table 14C. Typical Current by Power Domain	38
Table 14D. LVCMOS DC Characteristics, V <sub>DDX</sub> = V <sub>DDA</sub> = 3.3V ± 5%, T <sub>A</sub> = -40°C to 85°C	38
AC Electrical Characteristics	39
Table 15A. AC Characteristics, $V_{DDX} = V_{DDA} = 3.3V \pm 5\%$ , $T_A = -40$ °C to 85°C.	39
Table 15B. RF_OUT[A:B] Phase Noise and Jitter Characteristics, V <sub>DDX</sub> = V <sub>DDA</sub> = 3.3V ± 5%, TA = -40°C to 85°C	40
Phase Noise (Closed-Loop) at 156.25MHz (3.3V)	



Phase Noise (Closed-Loop) at 1.76GHz (3.3V)	2
Phase Noise (Closed-Loop) at 2.05GHz (3.3V)	3
Phase Noise (Open-Loop) at 745MHz (3.3V)	3
Phase Noise Performance (Open-Loop) at 1.1GHz (3.3V)	4
Phase Noise Performance (Open-Loop) at 1.65GHz (3.3V)	4
Phase Noise Performance (Open-Loop) at 2.3GHz (3.3V)	5
Phase Noise Performance (Open-Loop) at 3.8GHz (3.3V)	5
Phase Noise Performance (Open-Loop) at 4.4GHz (3.3V)	6
Applications Information	7
Loop Filter Calculations	7
2nd Order Loop Filter	7
Figure 11. Typical 2 <sup>nd</sup> Order Loop Filter	7
3rd Order Loop Filter	8
Figure 12. Typical 3rd Order Loop Filter	8
Recommendations for Unused Input and Output Pins	8
Schematic Example	9
Figure 13A. An 8V97053 General Application Schematic Example	0
Figure 13B. Schematic Example for Driving Single Ended Mixer	1
Power Considerations	2
Table 16. Thermal Resistance $\theta_{JA}$ for 32 Lead VFQFN, Forced Convection	2
Example 2: VCO Frequency Range = 2590MHz to 3624MHz	3
Reliability Information	4
Table 17A. θ <sub>JA</sub> vs. Air Flow Table for a 32 lead VFQFN	4
Table 17B. $\theta_{JB}$ vs. Air Flow Table for a 32 lead VFQFN	4
32-Lead VFQFN Package Outline and Package Dimensions	5
32-Lead VFQFN Package Outline and Package Dimensions (Continued)	6
Ordering Information	7
Table 18. Ordering Information	7
Table 19. Pin 1 Orientation in Tape and Reel Packaging	7
Contact Information	8




# 8V97053 Block Diagram



NOTE: 16-Bit Integer / 16-Bit Fractional feedback divider is available when using extended register.

# **Pin Assignment**





# **Pin Description and Characteristic Tables**

Table 1. Pin Description<sup>1</sup>

Pin	Name	Туре		Description
1	SCLK	LVCMOS Input	Pulldown	Serial Clock Input. High-Impedance CMOS input. 1.8V logic. 3.3V tolerant.
2	SDI	LVCMOS Input	Pullup	Serial Data Input. High-Impedance CMOS input. 1.8V logic. 3.3V tolerant.
3	nCS	LVCMOS Input	Pulldown	Load Enable. High-Impedance CMOS input. 1.8V logic. 3.3V tolerant. Active Low.
4	CE	LVCMOS Input	Pullup	Chip Enable. On logic Low, powers down the device and puts the charge pump into High-Impedance mode. Powers up the device on logic High.
5	FLSW	Analog		Fast Lock Switch. A connection should be made from the loop filter to this pin when using the fast lock mode.
6	V_CP	Power		Charge Pump Power Supply. $V_{CP}$ must have the same value as $V_{DDA}$ . Place decoupling capacitors to the ground plane as close to this pin as possible.
7	CP_OUT	Analog		Charge Pump Output. When enabled, this output provides ±ICP to the external loop filter. The output of the loop filter is connected to V <sub>TUNE</sub> to drive the internal VCO.
8	GND_CP	Ground		Charge Pump Power Supply Ground.
9	GNDA	Ground		Analog Power Supply Ground.
10	$V_{DDA}$	Power		Analog Supply. This pin ranges from 3.3V $\pm$ 5%. $V_{DDA}$ must have the same value as $V_{DDD}$ .
11	GNDA_VCO	Ground		VCO Analog Power Supply Ground.
12	RF_OUT <sub>A</sub>	Output		Clock Output pair A. The output level is programmable.
13	nRF_OUT <sub>A</sub>	Output		Clock Output pair A. The output level is programmable.
14	RF_OUT <sub>B</sub>	Output		Clock Output pair B. The output level is programmable.
15	nRF_OUT <sub>B</sub>	Output		Clock Output pair B. The output level is programmable.
16	V <sub>VCO</sub>	Power		VCO Supply. This pin ranges from 3.3V $\pm$ 5%. $V_{VCO}$ must have the same value as $V_{DDA}$ .
17	V <sub>VCO</sub>	Power		VCO Supply. This pin ranges from 3.3V $\pm$ 5%. V <sub>VCO</sub> must have the same value as V <sub>DDA</sub> .
18	GNDA_VCO	Ground		VCO Analog Power Supply Ground.
19	V <sub>BIAS</sub>	Analog		Place decoupling capacitors (≥0.1µF) to ground, as close to this pin as possible.
20	V <sub>TUNE</sub>			Control Input to tune the VCO.
21	GNDA_VCO	Ground		VCO Analog Power Supply Ground.
22	R <sub>CP</sub>	Analog		Sets the charge pump current. Requires external resistor.
23	V <sub>COM</sub>	Analog		Place decoupling capacitors (≥0.1µF) to ground, as close to this pin as possible.
24	V <sub>REF</sub>	Analog		Place decoupling capacitors (≥0.1µF) to ground, as close to this pin as possible.
25	LD	LVCMOS Output		Lock Detect. Logic High indicates PLL lock. Logic Low indicates loss of PLL lock.



# Table 1. Pin Description<sup>1</sup> (Continued)

26	MUTE	LVCMOS Input	Pullup	RF_OUT <sub>A</sub> and RF_OUT <sub>B</sub> Power-Down. A logic low on this pin mutes the RF_OUT outputs and puts them in High-Impedance.
27	GNDD	Ground		Digital Power Supply Ground.
28	$V_{DDD}$	Power		Digital Supply. V <sub>DDD</sub> must have the same value as V <sub>DDA</sub> .
29	REF_IN	LVCMOS Input	Analog	Reference Input. This CMOS input has a nominal threshold of $V_{DDA}/2$ and a DC equivalent input resistance of $100k\Omega$ . This input can be driven from a TTL or CMOS crystal oscillator, or it can be AC-coupled.
30	MUX_OUT	LVCMOS Output		Multiplexed Output and Serial Data Out. Refer to Table 4C, Page 14.
31	GND_SD	Ground		Digital Sigma Delta Modulator Power Supply Ground.
32	V <sub>DD_SD</sub>	Power		Digital Sigma Delta Modulator Supply. $V_{\rm DD\_SD}$ must have the same value as $V_{\rm DDA}$ .
EP	Exposed Pad	Ground		Must be connected to GND.

NOTE 1. Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>in</sub>	Input Capacitance			4		pF
R <sub>OUT</sub>	LVCMOS Output Impedance	MUX_OUT & LD		38		Ω
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

# **Table 3. Supply Pins and Associated Current Return Paths**

Power Supply Pin Number	Power Supply Pin Name	Associated Ground Pin Number	Associated Ground Pin Name
10	$V_{DDA}$	9	GNDA
28	$V_{DDD}$	27	GNDD
32	$V_{DD\_SD}$	31	GND_SD
16, 17	V <sub>VCO</sub>	11, 18, 21	GNDA_VCO
6	V_CP	8	GND_CP



### **Principles of Operation**

### **Synthesizer Programming**

The Fractional-N architecture is implemented via a cascaded programmable dual modulus prescaler. The N divider offers a division ratio in the feedback path of the PLL, and is given by programming the value of INT, FRAC and MOD in the following equation:

$$N = INT + FRAC/MOD$$
 (1)

**INT** is the divide ratio of the binary 16-bits counter (refer to Table 5B, Page 18).

**FRAC** is the numerator value of the fractional divide ratio. It is programmable from 0 to (MOD - 1). Refer to Table 5C when in 12-bit mode, or Table 12K when in 16-bit mode.

**MOD** is the 12-bit or 16-bit modulus. It is programmable from 2 to 4095 in 12-bit mode, and 2 to 65535 in 16-bit mode. Refer to Table 6D when in 12-bit mode, or Table 12J when in 16-bit mode.

The **VCO** frequency ( $f_{VCO}$ ) at RF\_OUT<sub>A</sub> or RF\_OUT<sub>B</sub> is given by the following equation:

$$f_{VCO} = f_{PFD} x (INT + FRAC/MOD)$$
 (2)

 $f_{\mbox{\footnotesize{PFD}}}$  is the frequency at the input of the Phase and Frequency Detector (PFD).

The 8V97053 offers an Integer mode. To enable that mode, the user has to program the FRAC value to 0.

The device's VCO features three VCO band-splits to cover the entire range with sufficient margin for process, voltage, and temperature variations. These are automatically selected by invoking the Autocal feature. The charge pump current is also programmable via the ICP SETTING register for maximum flexibility.

Via Register 4, one can enable  $RF\_OUT_A$  or both outputs. Similarly, one can disable  $RF\_OUT_B$  or both outputs.

#### Reference Input Stage

The 8V97053 features one single-ended reference clock input (REF\_IN). This single-ended input can be driven by an ac-coupled sine wave or square wave.

In Power Down mode this input is set to High-Impedance to prevent loading of the reference source.

The reference input signal path also includes an optional doubler.

#### **Reference Doubler**

To improve the phase noise performance of the device, the reference doubler can be used. By using the doubler, the PFD frequency is also doubled and the phase noise performance typically improves by 3dB. When operating the device in Fractional mode, the speed of the Sigma Delta modulator of the N counter is limited to 125MHz, which is also the maximum PFD frequency that can be used in the fractional mode. When the part operates in Integer-N mode, the PFD frequency is limited to 310MHz.

The user has the possibility to select a higher PFD frequency (up to 310MHz in Integer mode) by doing the following steps using the extended registers (Register 6 and 7):

- The user needs to increase the size of the Band Select Clock Divider (normally 8-bits) by setting the bit [D6:D3] in the Register 6 to divide down to a frequency lower than 500kHz and higher than 125kHz.
- Use the Bit[D27:D26] to increase the lock detect precision for the faster PFD frequency.

The Lock Detect window should be set as large as possible but less than a period of the phase detector. The phase detector frequency should be greater than 500kHz.

Table 4A. Lock Detect Precision (LDP)

LDP_Ext2 (D27 of Register 6)	LDP_Ext1 (D26 of Register 6)	LDP (D7 of Register 2)	LDP value (ns)
0	0	0	10
0	0	1	6
	Use of Extend	led Register 6	
0	1	0	3
0	1	1	3
1	0	0	4
1	0	1	4.5
1	1	0	1.5



#### Feedback Divider

The feedback divider N supports fractional division capability in the PLL feedback path. It consists in an integer N divider of 16-bits, and a Fractional divider of 12-bits (FRAC) over 12-bits (MOD). FRAC and MOD can be extended to 16-bits when using extended registers.

To select an integer mode only, the user sets FRAC to 0.




Figure 1. RF Feedback N Divider

The 16 INT bits (Bit[D30:D15] in Register 0) set the integer part of the feedback division ratio.

The 12 FRAC bits (Bit[D14:D3] in Register 0) set the numerator of the fraction that goes into the Sigma Delta modulator. FRAC can be extended to 16-bits using the EXT\_FRAC bits in Register 7.

The 12 MOD bits (Bit[D14:D3] in Register 1) set the denominator of the fraction that goes into the Sigma Delta modulator. MOD can be extended to 16-bits using the EXT\_MOD bits in Register 7.

From the relation (2), the VCO minimum step frequency is determined by (1/MOD) \*  $f_{PFD}$ .

FRAC values from 0 to (MOD - 1) cover channels over a frequency range equal to the PFD reference frequency.

The PFD frequency is calculated as follows:

$$f_{PFD} = REF_{CLK} \frac{1+D}{R}$$
 (3)

Use 2R instead of R if the Reference Divide by 2 is used.

**REF**<sub>CLK</sub> = the input reference frequency (REF\_IN)

**D** = the input reference doubler (0 if not active or 1 if active)

**R** = the 10-Bits programmable input reference pre-divider

The programmable modulus (MOD) is determined based on the input reference frequency (REF\_IN) and the desired channelization (or output frequency resolution). The high resolution provided on the R counter and the Modulus allows the user to choose from several configuration (by using the doubler or not) of the PLL to achieve the same channelization. Using the doubler may offer better phase noise performance. The high resolution Modulus also allows to use the same input reference frequency to achieve different channelization requirements. Using a unique PFD frequency for several needed channelization requirements allows the user to design a loop filter for the different needed setups and ensure the stability of the loop.

The channelization is given by 
$$\frac{f_{PFD}}{MOD}$$
 (4)

In low noise mode (dither disabled), the Sigma Delta modulator can generate some fractional spurs that are due to the quantization noise.

The spurs are located at regular intervals equal to  $f_{PFD}/L$  where L is the repeat length of the code sequence in the Sigma Delta modulator. That repeat length depends on the MOD value, as described in Table 4B.

Table 4B. Fractional Spurs Due to the Quantization Noise

Condition (Dither Disabled)	L	Spur intervals
MOD can be divided by 2, but not by 3	2 x MOD	f <sub>PFD</sub> /(2*MOD)
MOD can be divided by 3, but not by 2	3 x MOD	f <sub>PFD</sub> /(3*MOD)
MOD can be divided by 6	6 x MOD	f <sub>PFD</sub> /(6*MOD)
Other conditions	MOD	f <sub>PFD</sub> /MOD (channel step)

In order to reduce the spurs, the user can enable the dither function to increase the repeat length of the code sequence in the Sigma Delta modulator. The increased repeat length is  $2^{21}$  cycles so that the resulting quantization error is spread to appear like broadband noise. As a result, the in-band phase noise may be degraded when using the dither function.

When the application requires the lowest possible phase noise and when the loop bandwidth is low enough to filter most of the undesirable spurs, or if the spurs won't affect the system performance, it is recommended to use the low noise mode with dither disabled.



# Phase and Frequency Detector (PFD) and Charge Pump

The phase detector compares the outputs from the R counter and from the N counter and generates an output corresponding to the phase and frequency difference between the two inputs the PFD. The charge pump current is programmable through the serial port (SPI) to several different levels.

The PFD offers an anti-backlash function that helps to avoid any dead zone in the PFD transfer function.




Figure 2. Simplified PFD Circuit using D-type Flip-flop

The Band Select logic operates between 125kHz and 500kHz. The Band Select clock divider needs to be set to divide down the PFD frequency to between 125kHz to 500kHz (logic maximum frequency).

#### **PFD Frequency**

The VCO Band Selection can be used while operating at PFD frequencies up to 310MHz.

If the application requires the PFD frequency to be higher than 125MHz, the user can use one of the following two techniques (Technique A is the recommended procedure):

A.The user can use the extended register ExtBndSelDiv[4:1] bits (Bits[D6:D3]) in Register 6. These additional band select divider bits extend the band select divider from 8-bits (available in

Register 4) to 12-bits. The four additional band select divider bits in Register 4 are the most significant bits of the divide value. For proper VCO band selection, the PFD frequency divided by the band select divide value must be ≤500kHz and ≥125kHz.

B.If choosing this second technique, the user must follow the three following steps:

- 1. Disable the Phase Adjust function by setting the bit D28 In Register 1 to 0, keep the PFD frequency lower than 125MHz, and program the desired VCO frequency.
- 2. Enable the phase adjust function by setting BAND\_SEL\_DISABLE (Bit D28 in Register 1) to 1.
- **3.** Set the desired PFD frequency and program the relevant R divider and N counter values.

In either technique, the Lock Detect Precision should be programmed to be lower than the PFD period using the bit [D7] in Register 2 and the bits [D27:D26] in Register 6 (Refer to Table 4A, Page 9).

#### **External Loop Filter**

The 8V97053 requires an external loop filter. The design of that filter is application specific. For additional information, refer to the Applications Information section.

#### **Phase Detector Polarity**

The phase detector polarity is set by bit D6 in Register 2. This bit should be set to 1 when using a passive loop filter or a non-inverting active loop filter. If an inverting active filter is used, this bit should be set to 0.

#### **Charge Pump High-Impedance**

In order to put the charge pump into three-state mode, the user must set the bit D4 [CP HIGHZ] in Register 2 to 1. This bit should be set to 0 for normal operation.

#### Integrated Low Noise VCO


The VCO function of the 8V97053 consists in three separate VCOs. This allows keeping narrow tuning ranges for the VCOs while offering a large frequency tuning range for VCO core. Keeping narrow VCO tuning ranges allows for lower VCO sensitivity (K $_{\rm VCO}$ ), which results in the best possible VCO phase noise and spurious performance.

The user does not have to select the different VCO bands. The VCO band select logic of the 8V97053 will automatically select the most suitable band of operation at power up or when Register 0 is written.



#### **Output Distribution Section**

The 8V97053 device provides two outputs. These two outputs can generate the same frequency (f<sub>VCO</sub> / M0) or two integer related different frequencies (in this case, RF\_OUT\_B would generate a frequency equal to the VCO frequency and RF\_OUT\_A would generate f<sub>VCO</sub> / M0).



**Figure 3. Output Clock Distribution** 

RF\_OUT and nRF\_OUT are derived from the drain of an NMOS differential pair driven by the VCO output (or by the M0 Divider), as shown in Figure 4, *Output Stage*.




Figure 4. Output Stage

Eight programmable output power levels can be programmed from -4dBm to +7dBm (see RF Output Power section).

The 8V97053 offers an auxiliary output (RF\_OUT\_B). If the auxiliary output stage is not used, it can be powered down by using the RF\_OutB\_En bit in Register 4.

The supply current to the output stage can be shut down until the part achieves lock. To enable this mode, the user will set the MTLD bit in Register 4. The MUTE pin can be used to mute all outputs and be used as a similar function.

#### **Output Matching**

The outputs of the 8V97053 are Open Drain Output and can be matched in different ways.

A simple broadband matching is to terminate the open drain RF\_OUT output with, for example, a  $50\Omega$  to  $V_{DDA}$ , and with an AC coupling capacitor in series. An example of this termination scheme is shown on Figure 5, *Broadband Matching Termination*.




Figure 5. Broadband Matching Termination

This termination scheme allows to provide one of the selected output power on the differential pair when connected to a  $50\Omega$  load. (See the RF Output Power section for more information about the output power selection).

The  $50\Omega$  resistor connected to  $V_{DDA}$  can also be replaced by a choke, for better performance and optimal power transmission.

The pull up inductor value is frequency dependent. For impedance of  $50\Omega$  pull-up, the inductance value can be calculated as L = 50/(2\*3.14\*F), where F is operating frequency. In this example, L = 3.9nF is for an operating frequency of approximately 2GHz.




Figure 6. Optimal Matching Termination

See Applications Information section for more recommendations on the termination scheme.



#### **Band Selection Disable**

For a given frequency, the output phase can be adjusted when using the Band\_Sel\_Disable bit (Bit D28 in Register 1). When this bit is enabled (Bit D28 set to 1), the part does not do a VCO band selection or phase resync after an update to Register 0.

When the Band\_Sel\_Disable bit is set to 0, and when Register 0 is updated, the part proceeds to a VCO band selection, and to a phase resync if phase\_resync is also enabled in Register 3 (Bits[D16:D15] set to D16 = 1 and D15 = 0).

The "Band\_Sel\_Disable" bit is useful when the user wants to make small changes in the output frequency (<1MHz from the nominal frequency) without recalibrating the VCO and minimizing the settling time.

#### **Phase Adjust**

The output phase is controlled by the 12-Bit phase value Bits[D26:D15] in Register 1. The output phase can vary over 360° with a 360°/MOD step. For dynamic adjustments of the phase after an initial phase setting, it is recommended to select the BAND\_SEL\_DISABLE function by setting the Band\_Sel\_Disable bit (D28 in Register 1) to 1.

The PHASE value can be extended to 16-bits when using the extended registers. In this 16 bit mode, both registers 1 and 7 define the PHASE value.

#### **Phase Resync**

The phase alignment function operates based on adjusting the "fractional" phase, so the phase can settle to any one of the MOD phase offsets, MOD being the modulus of the fractional feedback divider.

The phase adjustment can provide a 0-360° of phase adjust, assuming that the output divider ratio is set to 1.

The phase step is TVCO/MOD for the normal case of fundamental feedback. TVCO is the period of the VCO.

The feedback select bit (FbkSel bit, Bit D23 in Register 4) gives the choices of fundamental feedback or divided feedback. This bit controls the mux that sends the VCO signal or the output divider signal to the feedback loop. The user can get larger phase steps in the divided mode, but the phase noise may be degraded, especially in fractional mode. Should the user select this option, the phase adjustment step would be  ${}^{\sim}T_{OUT}/MOD$ , where  $T_{OUT}$  is the output signal period.

When the part is in fractional mode, the device is dithering the feedback divider value. As an example, when using a 4GHz VCO frequency, the feedback divider value may dither between Div-by-20 and Div-by-21. Since the period is 250ps, there will be 250ps of jitter added to the phase detector. This jitter is filtered by the loop, but can still show up at the output if the loop bandwidth is high. When using a divider before the feedback divider, the effective VCO period is increased. If a Div-by-64 is used for example, the period becomes 64x250ps = 16ns. This means that there could be an additional 16ns of jitter at the PFD, rather than 250ps. It is more challenging for the loop to filter this larger amount of jitter and this will degrade the overall performance of the part, unless the user chooses to use a very low loop bandwidth. With normal loop bandwidth configurations (for optimal noise), the phase noise would be degraded when using a divided feedback mode.

The Phase Resync is controlled by setting Bits[D16:D15] in Register 3 to D16 = 1 and D15 = 0. When phase resync is used, an internal timer generates sync signals every  $T_{SYNC}$  where:

$$T_{SYNC} = ClkDiv \times MOD \times T_{PFD}$$
 (5)

**ClkDiv** = the value (from 1 and 4095) programmed in the 12-bit clock counter in Bits[D14:D3] in Register 3. The 12-bit counter is used as a timer for Fast Lock and for the Phase Resync function.

**MOD** = the Modulus value (Bits[D14:D3] of Register 1)

 $T_{PFD}$  = the PFD period

In *Equation 5*, the minimum of either MOD value or 4095 is used for calculating T<sub>SYNC</sub> when in 16-bit mode.




Figure 7. 12-bit Counter for Fast Lock and Phase Resync

After the user program a frequency, the second sync pulse coming from the 12-bit counter, after the nCS is asserted high, is used to resynchronize the output phase to the input phase. To ensure that the PLL is locked before to resynchronize the output phase, TSYNC must be larger than the worst case lock time.



#### **Fast Lock Function**

The device uses a fast-lock mode to decrease lock time.

In order to allow the Fast Lock mode, the Fast Lock Switch (FLSW) is shorted to Ground and the charge pump current (ICP) is changed temporarily until the Fast Lock mode is disabled.

The loop bandwidth needs to be increased temporarily in order to allow a faster lock time. By doing this, the loop filter needs to be initially designed so that it addresses the risk of instability of having the zero and the poles too close to the actual bandwidth knee, when the user switches to a fast lock mode.

The loop bandwidth is proportional to:

RS and ICP (BW ~ RS \* ICP)

#### Where:

**BW** = the loop bandwidth

**RS** = the damping resistor

**ICP** = the programmable charge pump current

In order to enable the fast lock mode, the charge pump current is increased to the maximum value in order to increase the loop bandwidth. In parallel, the FLSW filter is set to ON so that the RS value is  $\frac{1}{2}$  of its initial value in order to maintain the loop stability. By doing so, the zero and the first pole are moved (by a factor of 4x in the example below), so that the zero and the pole are kept at a suitable distance around the loop bandwidth.




Figure 8. Example of Fast Lock Mode Loop Filter Topology

In the example of Figure 8, *Example of Fast Lock Mode Loop Filter Topology*, the damping resistor RS is equal to:

RS1 + RS2 in normal mode (FSLW switch OFF), with RS2 = 3 \* RS1

When the FLSW switch is ON, the damping resistor value is reduced by  $\frac{1}{2}$  of its initial value (RS = RS1).

The second pole defined by R3 and C3 need needs to be designed so that there is no risk of instability when widening the loop bandwidth.

#### **RF Output Power**

For RF\_OUT<sub>A</sub> and RF\_OUT<sub>B</sub>, the output power can be programmed from -4dBm to +7dBm.

Refer to Table 9I, Page 26, Table 9K, Table 11E, Page 30 and Table 11F in the Register Map section for more information.

### MUX\_OUT

MUX\_OUT is a multipurpose output that can be programmed to provide the user with some internal status and values for test and debugging purpose. In addition, MUX\_OUT can also be programmed to provide an additional Serial Data Out Pin for a 4-wire SPI interface when needed. The MUX\_OUT function is described in the Table 4C and can be programmed in Bits[D28:D26] in Register 2.

Table 4C. MUX OUT Pin Configuration

MUX_OUT Register Value	MUX_OUT Function
000	High-Impedance Output
001	$V_{DDD}$
010	GNDD
011	R Counter Output
100	N counter Output
101	Reserved
110	Lock Detect
111	MUX_OUT configured as SDO

#### **Power-Down Mode**

When power-down is activated, the following events occur:

- 1. Counters are forced to their load state conditions
- 2. VCO is powered down
- 3. Charge pump is forced into three-state mode
- 4. Digital lock detect circuitry is reset
- 5. RF\_OUT buffers are disabled
- 6. The input stage is powered down and set to High-Impedance
- Input registers remain active and capable of loading and latching data



### **Default Power-Up Conditions**

All the RF outputs are muted at power up until the loop is locked. Refer to the Register Map section for default values in registers.

#### **Program Modes**

Table 4D and the Register Map indicate how the program modes are set up in the 8V97053.

**Table 4D. Control Bits Configuration** 

	(B)	ntrol Bits (C	Co
Register	C1	C2	C3

### **Double Buffering**

The following bits are Doubled Buffered:

- 1. PHASE (Bits[D26:D15] in Register 1)
- 2. MOD (Bits[D14:D3] in Register 1)
- 3. REF DOUBLER (Bit D25 in Register 2)
- 4. REF DIV2 (Bit D24 in Register 2)
- 5. R COUNTER (Bits[D23:D14] in Register 2)
- 6. ICP SETTING (Bits[D12:D9] in Register 2)

**Table 4D. Control Bits Configuration** 

0	0	0	Register 0
0	0	1	Register 1
0	1	0	Register 2
0	1	1	Register 3
1	0	0	Register 4
1	0	1	Register 5
1	1	0	Extended Register 6
1	1	1	Extended Register 7

The user must proceed to the following steps before any value written in these bits are used.

- 1. The new values are written in the double buffered bits
- 2. A new Write is performed on Register 0

The RF DIVIDER value in Register 4 (Bits[D22:D20]) is also double buffered, but only if the DOUBLE BUFFER bit (Bit D13 in Register 2) is set to 1.



# **Timing Characteristics**




Figure 9. SPI Write Cycle Timing Diagram




Figure 10. SPI Read Cycle Timing Diagram

Table 4E. SPI Read / Write Cycle Timing Parameters

Symbol	Parameter	Minimum	Maximum	Unit
f <sub>CLK</sub>	SCLK Frequency	-	20	MHz
t <sub>SU</sub>	nCS, SDI Setup Time to SCLK	10	-	ns
t <sub>H</sub>	SCLK to nCS, SDI Hold Time	10	-	ns
$t_{LO}$	SCLK Low Pulse Width	25	-	ns
t <sub>HI</sub>	SCLK High Pulse Width	25	-	ns
t <sub>PW</sub>	nCS De-asserted Pulse Width	20	-	ns



# 3- or 4-Wire SPI Interface Description

The 8V97053 has a serial control port capable of responding as a slave in an SPI compatible configuration to allow access to any of the internal registers (see section, "Register Map" on page 18) for device programming or examination of internal status. See the specific sections for each register for details on meanings and default conditions.

SPI mode slave operation requires that a device external to the 8V97053 has performed any necessary serial bus arbitration and/or address decoding at the level of the board or system. The 8V97053 begins a cycle by detecting an asserted (low) state on the nCS input at a rising edge of SCLK. This is also coincident with the first bit of data being shifted into the device. In SPI mode, the first bit is the Most Significant Bit (MSB) of the data word being written. Data must be written in 32-bit words, with nCS remaining asserted and one data bit being shifted in to the 8V97053 on every rising edge of SCLK. If nCS is de-asserted (high) at any time except after the complete 32<sup>nd</sup> SCLK cycle, this is treated as an error and the shift register contents are discarded. No data is written to any internal registers. If nCS is de-asserted (high) as expected at a time at least t<sub>SU</sub> after the 32<sup>nd</sup> falling edge of SCLK, then this will result in the shift register contents being acted on according to the control bit in it.

It is recommended to write the registers in reverse sequential order, starting with the highest register number first and ending with Register 0.

The word format of the 32-bit quantity in the shift register is shown in Table 4F. The register fields in the 8V97053 have been organized so

that the three LSBs in each 32-bit register row are not used for data transfer. These bits will represent the base address for the 32-bit register row.

To perform a register Read, the user needs set the MUX\_OUT bits (Bits[28:D26]) in Register 2 to 111 to configure the MUX\_OUT pin as SDO. Register 7 (Instruction register) needs to be set for Read operation. Bit D3 of Register 7 will set the Read or Write command, and Bits[D4:D6] determine the read back address.

If a read operation is requested, 32-bits of read data will be provided in the immediately subsequent access. nCS must be de-asserted (high) for at least  $t_{PW}$ , and then reasserted (low).

If SCLKE = 1 (default condition), one data bit will be transmitted on the SDO output at the falling edge of nCS and each falling edge of SCLK as long as nCS remains asserted (low), and the master device should capture data on the rising edge of SCLK. If SCLKE = 0, one data bit will be transmitted on the SDO output at each rising edge of SCLK as long as nCS remains asserted (low), and the master device should capture data on the falling edge of SCLK.

If nCS is de-asserted (high) before 32-bits of read data have been shifted out, the read cycle will be considered to be completed. If nCS remains asserted (low) longer than 32-bit times, then the data during those extra clock periods will be undefined. The MSB of the data will be presented first.

Table 4F. SPI Mode Serial Word Structure

	MSB							LSB	
Bit #	31		5 4 3 2 1						
Meaning		D[31:3] Control Bits							
Width		29 3							



# **Register Map**

# Register 0

# Table 5A. Register 0 Bit Allocation

BITS	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D3	D8	D7	9Q	D5	D4	D3	D2	10	D0
NAME	RESERVED	NDiv16	NDiv15	NDiv14	NDiv13	NDiv12	NDiv11	NDiv10	6viQN	NDiv8	NDiv7	NDiv6	NDiv5	NDiv4	NDiv3	NDiv2	NDiv1	FDiv12	FDiv11	FDiv10	FDiv9	FDiv8	FDiv7		FDiv5	FDiv4	FDiv3	FDiv2	FDiv1	CB3	CB2	CB1
DESCRIPTION	RESERVED		1	FE	EEDI	BAC	K D	IVID	ER I	INTE	EGEI	R VA	ALUE	E (IN	IT)			F	EED	BAC	CK E	DIVIE	DER (FR		ACTI	ONA	AL V	ALU	IE		NTR BITS	

# Table 5B. Register 0: 16-Bit Feedback Divider Integer Value (INT). Function Description

Name	Description	Factory Default	Function
			0000 0000 0000 0000 = Not allowed
			0000 0000 0000 0001 = Not allowed
			0000 0000 0000 0111 = Not allowed
NDiv[16:1]	Feedback Divider Integer Value (INT)	0000 0000 0110 0100	0000 0000 0000 1000 = 8
NDIV[10.1]	reedback Divider integer value (IIVT)	(INT = 100)	
			0000 0000 0001 0111 = 23
			0000 0000 0001 1000 = 24
			1111 1111 1111 1111 = 65,535



# Table 5C. Register 0: 12-Bit Feedback Divider Fractional Value (FRAC). Function Description<sup>1</sup>

Name	Description	Factory Default	Function
			0000 0000 0000 = 0
FDiv(42.41	Foodback Divider Fractional Value (FDAC)	0000 0000 0000	0000 0000 0001 = 1
FDiv[12:1]	Feedback Divider Fractional Value (FRAC)	(FRAC = 0)	
			1111 1111 1111 = 4095

NOTE 1. This table is used when bit 16b\_12b\_sel is set to 0 (default). If the 16b\_12b\_sel is set to 1, refer to Table 12K, Page 34.

### Table 5D. Register 0: 3-Bit Control Bits. Function Description<sup>1</sup>

Name	Description	Function
CB[3:1]	Control Bits	000 = Register 0 is programmed

NOTE 1. The user has to set CB[3:1] to 000 in order to write to Register 0.

# Register 1

### Table 6A. Register 1 Bit Allocation

### Table 6B. Register 1: 1-Bit BAND\_SEL\_DISABLE. Function Description

Name	Description	Factory Default	Function
Band_Sel_Disable	BAND_SEL_DISABLE		0 = VCO Band Selection occurs after a Write to Register 0 1 = VCO Band selection is not active and hold to previous VCO band selection



Table 6C. Register 1: 12-Bit Phase Value (PHASE). Function Description

Name	Description	16b_12b_sel (Bit D20, Register7)	Factory Default	Function
				0000 0000 0000 = 0
		0	0000 0000 0001	0000 0000 0001 = 1
		U		
Dhaga [12:1]	PHASE			1111 1111 1111 = 4095
Phase [12:1]	FHASE			0000 0000 0000 = 0
		4	0000 0000 0001	0000 0000 0001 = 16
		'	0000 0000 0001	
				1111 1111 1111 = 65520

### Table 6D. Register 1: 12-Bit Modulus Value (MOD). Function Description<sup>1</sup>

Name	Description	Factory Default	Function	
			0000 0000 0000 = Not Allowed	
			0000 0000 0001 = Not Allowed	
Mod[12:1]	MOD	0000 0000 0010	0000 0000 0010 = 2	
			1111 1111 1111 = 4095	

NOTE 1. This table is used when bit D20 in Register 7 (16b\_12B\_sel) is set to 0 (default). If 16b\_12b\_sel is set to 1, refer to Table 12J, Page 33.

# Table 6E. Register 1: 3-Bit Control Bits. Function Description<sup>1</sup>

Name	Description	Function
CB[3:1]	Control Bits	001 = Register 1 is programmed

NOTE 1. The user has to set CB[3:1] to 001 in order to write to Register 1.



# Register 2

# Table 7A. Register 2 Bit Allocation

	NAME	BITS
RESERVED	RESERVED	D31
HUOM HRION	ModeNoise1	D30
200	ModeNoise2	D29
MU	MUX_OUT3	D28
JX_C	MUX_OUT2	D27
DUT	MUX_OUT1	D26
REF DOUBLER	RefDoub	D25
REF DIV2	RDiv2	D24
	R10	D23
	R9	D22
	R8	D21
R	R7	D20
COL	R6	D19
JNTI	R5	D18
ER	R4	D17
	R3	D16
	R2	D15
	R1	D14
DOUBLE BUFFER	DoubBuff1	D13
ICI	ChrgPmp4	D12
P SE	ChrgPmp3	D11
TTI	ChrgPmp2	D10
NG	ChrgPmp1	60
LDF	LDF	D8
LDP	LDP	<b>D</b> 7
PD POLARITY	PD_pol	9 <b>0</b>
POWER DOWN	PwrDwn	<b>S</b> O
CP HIGHZ	CP_HIGHZ	D4
UNUSED	Unused	D3
	CB3	D2
NTF	CB2	Ы
	CB1	D0

### Table 7B. Register 2: 2-Bit NOISE MODE. Function Description

Name	Description	Factory Default	Function
			00 = Low Noise Mode (Dither OFF)
MadaNaiaa[0,4]	NOICE MODE		01 = Reserved
ModeNoise[2:1]	NOISE MODE	00	10 = Reserved
			11 = Low Spur Mode (Dither Enabled)

# Table 7C. Register 2: 3-Bit MUX\_OUT. Function Description

Name	Description	Factory Default	Function
			000 = High-Impedance output
			$001 = V_{DDD}$
			010 = GNDD
MUX_OUT[3:1]	MUX OUT	000	011 = R counter output
MOX_001[3.1]	INIOX_OUT	000	100 = N counter output
			101 = Reserved
			110 = Lock Detect
			111 = MUX_OUT configured as SDO



### Table 7D. Register 2: 1-Bit REF DIV2. Function Description

Name	Description	Factory Default	Function
RDIV2	REF DIV2	0	0 = Disabled
NDIV2	INCI DIVZ	O	1 = Enabled

### Table 7E. Register 2: 10-Bit R COUNTER (R). Function Description

Name	Description	Factory Default	Function
			00 0000 0000 = Not Allowed
			00 0000 0001 = 1
R[10:1]	R	00 0000 0001	00 0000 0010 = 2
			11 1111 1111 = 1023

### Table 7F. Register 2: 1-Bit DOUBLE BUFFER. Function Description<sup>1</sup>

Name	Description	Factory Default	Function
DoubBuff1	DOUBLE BUFFER	0	0 = Disabled 1 = Enabled

NOTE 1. Bit D13 enables or disables Double Buffering of Bits[D22:D20] in Register 4. Refer to Program Modes section.

### Table 7G. Register 2: 1-Bit Lock Detect Function (LDF). Function Description<sup>1</sup>

Name	Description	Factory Default	Function
LDF	LDF	0	0 = 40 consecutive cycles (recommended for FRAC-N mode)
	LDI	O	1 = 5 consecutive cycles (recommended for INT-N mode)

NOTE 1. LDF controls the number of PFD cycles that needs to be considered by the Lock Detect function to decide if the part has achieved lock.

### Table 7H. Register 2: 1-Bit Lock Detect Precision. Function Description

Name	Description	Factory Default	Function
LDP	LDP	0	0 = 10ns
LDF	LDF	U	1 = 6ns

### Table 7I. Register 2: 1-Bit Phase Detector Polarity. Function Description

Name	Description	Factory Default	Function
PD Pol	PD POLARITY	1	0 = NEGATIVE
D_1 01	I D I OLAKII I		1 = POSITIVE



# Table 7J. Register 2: 1-Bit Charge Pump High-Impedance. Function Description

Name	Description	Factory Default	Function
CP_HIGHZ	CP HIGHZ	0	0 = Disabled
CF_HIGHZ	CF THGHZ	O	1 = Enabled

# Table 7K. Register 2: 3-Bit Control Bits. Function Description<sup>1</sup>

Name	Description	Function
CB[3:1]	Control Bits	010 = Register 2 is programmed

NOTE 1. The user has to set CB[3:1] to 010 in order to write to Register 2.

# Register 3

# Table 8A. Register 3 Bit Allocation

3VED           3VVED	DESCRIPTION	NAME	BITS
RESERVED  NUSED		RESERVED	D31
RESERVED NUSED NUS		RESERVED	D30
RESERVED NUSED CIRDiv10 CIRDiv4 CIRDiv4 CIRDiv5 CIRDiv5 CIRDiv6 CIRDiv5 CIRDiv6 CIRDiv6 CIRDiv7 CIRDiv6 CIRDiv7 CIRDiv6 CIRDiv7	R	RESERVED	D29
MUSED NUSED CIRDiv10 CIRDiv4 CIRDiv7 CIRDiv4 CIRDiv3 CIRDiv3 CIRDiv4 CIRDiv3 CIRDiv4 CIRDiv3 CIRDiv3 CIRDiv4 CIRDiv3 CIRDiv3 CIRDiv4 CIRDiv4 CIRDiv3 CIRDiv4 CIRDiv4 CIRDiv2 CIRDiv2 CIRDiv3 CIRDiv7 CIRDiv3 CIRDiv1 CIRDiv3 CIRDiv2 CIRDiv4 CIRDiv2 CIRDiv3 CIRDiv1 CIRDiv2 CIRDiv3 CIRDiv1 CIRDiv2 CIRDiv3 CIRDiv2 CIRDiv3 CIRDiv3 CIRDiv4 CIRDIVA CIRDIVA CIRDIVA CIRDIVA CIRDIVA CIRDIVA CIRDIVA	ESE	RESERVED	D28
RESERVED RESERVED NUSED	RVE	RESERVED	D27
RESERVED RESERVED NUSED CIRDIv10 CIRDIv10 CIRDIv10 CIRDIv10 CIRDIv2 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv4 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv1 CIRDIv1 CIRDIv2 CIRDIv2 CIRDIv1 CIRDIv2 CIRDIv2 CIRDIv2 CIRDIv1 CIRDIv2 CIRDIv2 CIRDIv1 CIRDIv2 CIRDIv1 CIRDIv1 CIRDIv2 CIRDIv2 CIRDIv1 CIRDIv1 CIRDIv2 CIRDIv2 CIRDIv1 CIRDIv2 CIRDIv1 CIRDIv2 CIRDIv1 CIRDIv1 CIRDIv1 CIRDIv1 CIRDIv1 CIRDIv1 CIRDIv1 CIRDIv1 CIRDIv2 CIRDIv1 CIRD	ĒD	RESERVED	D26
NUSED Unused Unused SERVED SERVED Unused Unused SERVED Unused CIRDIVADE CIRDIVATO CIRDIVATO CIRDIVA CIRDIVATO CRATO CIRDIVATO		RESERVED	D25
NUSED Unused Unused Unused Unused Unused Unused Unused Unused Unused SERVED RESERVED CIRDIVATORIAN C		RESERVED	D24
NUSED Unused NUSED Unused NUSED Unused NUSED Unused NUSED Unused SERVED RESERVED NUSED Unused SERVED RESERVED CIRDIVATO CIRDIV	AND SELE	BandSelCM	D23
SERVED SERVED NUSED Onused SERVED CIRDINMode1 CIRDIN11 CIRDIN12 CIRDIN8 CIRDIN8 CIRDIN8 CIRDIN8 CIRDIN8 CIRDIN8 CIRDIN8 CIRDIN8 CIRDIN3 CIRDIN3 CIRDIN1 CIRDIN3 CIRDIN1 CI	UNUSED	Unused	D22
SERVED RESERVED NUSED UNUSED CIRDINADGE2 CIRDINADGE2 CIRDINADGE2 CIRDINADGE3 CIRDINA CIR	UNUSED	Unused	D21
SERVED Unused SERVED Unused CIRDIvMode2 Unused CIRDIvMode1 CIRDIv11 CIRDIv11 CIRDIv12 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv3 CIRDIv2 CIRDIv1 CIRDIv2 CIRDIv1 CIRDIv2 CIRDIv1 CIRDIv2 CIRDIv1 CIRDIv1 CIRDIv2 CIRDIv1	DESERVED	RESERVED	D20
SERVED Unused SERVED CIRDINMode2 DIV MODE CIRDIN12 CIRDIV10 CIRDIV10 CIRDIV10 CIRDIV10 CIRDIV10 CIRDIV10 CIRDIV10 CIRDIV2 CIRDIV2 CIRDIV2 CIRDIV2 CIRDIV10 C	NESENVED	RESERVED	D19
SERVED  RESERVED  CIRDINMode2  CIRDIN12  CIRDIN11  CIRDIN11  CIRDIN12  CIRDIN3  CIRDIN4  CIRDIN3  CIRDIN1  CIRDIN2  CIRDIN2  CIRDIN1  CIRDIN2  CIRDIN2  CIRDIN2  CIRDIN2  CIRDIN3  CIRDIN1  CIRDIN1  CIRDIN1  CIRDIN1  CIRDIN2  CIRDIN1  CIRD	UNUSED	Unused	D18
CIKDivMode1 CIRDivMode1 CIRDiv12 CIRDiv11 CIRDiv11 CIRDiv10 CIRDiv8 CIRDiv8 CIRDiv8 CIRDiv8 CIRDiv3 CIRDiv3 CIRDiv2 CIRDiv2 CIRDiv2 CIRDiv1 CIRDiv2 CIRDiv2 CIRDiv1 CIRDiv1 CIRDiv1 CIRDiv1 CIRDiv1 CIRDiv2 CIRDiv1 CI	SE	RESERVED	D17
CIRDIVATO CIRDIV	10 ON VIOL	CIkDivMode2	D16
CIRDIV12 CIRDIV10 CIRDIV5 CIRDIV10	<u> </u>	CIkDivMode1	D15
CIRDIVATOR		CIkDiv12	D14
CIRDIVADO CIRDIV		CIkDiv11	D13
CI OCK CONTEX AND TO CIKDIV8  CIRDIVA	C	CIkDiv10	D12
CIK CORDIVA CIK DIVA CIK DIVA	CLO	CIkDiv9	D11
CORDIVA SALVINOS  CIRDIVA CIRD	CK C	CIkDiv8	D10
CORDIVATOR CIRCUITA C	COU	CIkDiv7	6Q
CORDIVA CIRDIVA CIRDIV	NTE	CIkDiv6	D8
CIKDIVA CIKDIV	R V/	CIkDiv5	D7
CIKDIV3 CIRDIV1 CRB3 CB3 CB3 CB3	ALU	CIkDiv4	9Q
CORDIVA CB3 CB3 CB1 CB3 CB3	E	CIkDiv3	D2
COB2 CB3 CB3 CB1 CB2 CB3		CIkDiv2	D4
CONTROL		CIkDiv1	D3
CB2 CB1		CB3	D2
SOL		CB2	D1
		CB1	20



# Table 8B. Register 3: 1-Bit Band Select Clock Mode. Function Description<sup>1</sup>

Name	Description	Factory Default	Function
BandSelCM	BAND SELECT (CLOCK RATE)	0	0 = LOW (125kHz) 1 = HIGH (up to 500kHz logic sequence for Faster Lock applications)

NOTE 1. BAND SELECT (CLOCK RATE) selects the speed of the logic sequence for the band selection. BandSelCM = 1 sets the logic sequence rate faster, which is recommended for fast lock operation and when high PFD frequencies are used. BandSelCM = 0 is recommended when low PFD frequencies (125kHz) are used. When using BandSelCM = 1, the value of the BAND SELECT CLOCK COUNTER (BndSelDiv[8:1]) must be less than or equal to 254.

### Table 8C. Register 3: 2-Bit Clock Divider Mode. Function Description

Name	Description	Factory Default	Function
			00 = Clock Divider OFF
OlleDis Marda[0:41	CLK DIV MODE	00	01 = Fast Lock Enabled
ClkDivMode[2:1]	CLK DIV MODE	00	10 = Resync Enabled
			11 = Reserved

#### Table 8D. Register 3: 12-Bit Clock Divider Value (CLKDIV). Function Description

Name	Description	Factory Default	Function
			0000 0000 0000 = Not allowed
			0000 0000 0001 = 1
ClkDiv[12:1]	CLKDIV	0000 0000 0001	0000 0000 0010 = 2
			1111 1111 1111 = 4095

# Table 8E. Register 3: 3-Bit Control Bits. Function Description<sup>1</sup>

Name	Description	Function
CB[3:1]	CONTROL BITS	011 = Register 3 is programmed

NOTE 1. The user has to set CB[3:1] to 011 in order to write to Register 3.



# Register 4

### Table 9A. Register 4 Bit Allocation

DESCRIPTION	NAME	BITS
	RESERVED	D31
	RESERVED	D30
R	RESERVED	D29
ESE	RESERVED	D28
RVE	RESERVED	D27
Đ	RESERVED	D26
	RESERVED	D25
	RESERVED	D24
FEEDBACK SELECT	FbkSel	D23
	RFDiv3	D22
RF DIVIDER	RFDiv2	D21
	RFDiv1	D20
	BndSelDiv8	D19
BAI	BndSelDiv7	D18
ND S	BndSelDiv6	D17
	BndSelDiv5	D16
ECT NTE	BndSelDiv4	D15
	BndSelDiv3	D14
)CK	BndSelDiv2	D13
	BndSelDiv1	D12
VCO POWER DOWN	VCOPwrDwn	D11
MTLD	MTLD	D10
RF_OUTB SELECT	RF_OUTB_Sel	60
RF_OUTB ENABLE	RF_OUTB_En	D8
RE OLITE OLITELIT POWER	RF_OUTB_Pwr	D7
	RF_OUTB_Pwr	90
RF_OUTA ENABLE	RF_OutA_En	D5
RE OUTA QUITPLIT POWER	RF_OUTA_Pwr	D4
	RF_OUTA_Pwr	D3
	CB3	D2
NTR BITS	CB2	10
	CB1	D0

# Table 9B. Register 4: 1-Bit Feedback Select. Function Description

Name	Description	Factory Default	Function
FbkSel	FEEDBACK SELECT	1	0 = Divided 1 = Fundamental

# Table 9C. Register 4: 3-Bit RF Output Divider (÷ MO) Select. Function Description

Name	Description	Factory Default	Function
			000 = Div by 1
			001 = Div by 2
			010 = Div by 4
RFDiv[3:1]	RF OUTPUT DIVIDER	000 011 = Div by 8 100 = Div by 16	011 = Div by 8
REDIV[3.1]	RF OUTFUT DIVIDER		
			101 = Div by 32
			110 = Div by 64
			111 = Reserved



### Table 9D. Register 4: 8-Bit Band Select Clock Counter. Function Description<sup>1</sup>

Name	Description	Factory Default	Function
			0000 0000 = Not Allowed
			0000 0001 = 1
BndSelDiv[8:1]	BAND SELECT CLOCK COUNTER	0000 0001	0000 0010 = 2
			1111 1111 = 255

NOTE 1. BAND SELECT CLOCK COUNTER sets the value of the divider for the band select logic clock input. By default, the output frequency of the R counter is used to clock the band select logic. If this frequency is larger than 125kHz, the Band Select Clock counter can be used to divide the R counter output to a smaller frequency suitable for the band selection logic.

### Table 9E. Register 4: 1-Bit VCO Power Down. Function Description

Name	Description	Factory Default	Function
VCOPwrDwn	VCO POWER DOWN	0	0 = VCO Powered Up
VCOFWIDWII	VCO FOWER DOWN	O	1 = VCO Powered Down

#### Table 9F. Register 4: 1-Bit Mute Till Lock Detect. Function Description

Name	Description	Factory Default	Function
MTLD	MTLD	0	0 = Mute Disabled
WITED	WILD	O	1 = Mute Enabled

### Table 9G. Register 4: 1-Bit RF\_OUTB Select. Function Description

Name	Description	Factory Default	Function
RF_OUTB_Sel	RF_OUTB SELECT	0	0 = Divided Output 1 = Fundamental

#### Table 9H. Register 4: 1-Bit RF\_OUTB Enable. Function Description

Name	Description	Factory Default	Function
RF_OUTB_En	RF_OUTB ENABLE	0	0 = Disabled (High-Impedance) 1 = Enabled <sup>1</sup>

NOTE 1. RF\_OUT<sub>A</sub> must also be enabled.

### Table 9I. Register 4: 2-Bit RF\_OUTB Output Power. Function Description<sup>1</sup>

Name	Description	Factory Default	Function
			00 = -4dBm
RF_OUTB_Pwr[2:1]	RF_OUTB OUTPUT POWER	10	01 = -1dBm
			10 = +2dBm
			11 = +5dBm

NOTE 1.  $f_{RF OUT} = 34.375MHz$ .



### Table 9J. Register 4: 1-Bit RF\_OUTA Enable. Function Description

Name	Description	Factory Default	Function
RF_OUTA_En	RF_OUTA ENABLE	0	0 = Disabled <sup>1</sup> (High-Impedance)
			1 = Enabled

NOTE 1. RF\_OUT<sub>B</sub> will also disable.

# Table 9K. Register 4: 2-Bit RF\_OUTA Output Power. Function Description<sup>1</sup>

Name	Description	Factory Default	Function
			00 = -4dBm
RF_OUTA_Pwr[2:1]	RF_OUTA OUTPUT POWER	10	01 = -1dBm
			10 = +2dBm
			11 = +5dBm

NOTE 1.  $f_{RF OUT} = 34.375MHz$ .

# Table 9L. Register 4: 3-Bit Control Bits. Function Description<sup>1</sup>

Name	Description	Function
CB[3:1]	CONTROL BITS	100 = Register 4 is programmed

NOTE 1. The user has to set CB[3:1] to 100 in order to write to Register 4.

# Register 5

# Table 10A. Register 5 Bit Allocation<sup>1</sup>

R		
R	RESERVED	D31
R	RESERVED	D30
	RESERVED	D29
ESE	RESERVED	D28
RVE	RESERVED	D27
ED	RESERVED	D26
	RESERVED	D25
	RESERVED	D24
AUOM NIG CI	LDPInMode2	D23
<u>-</u>	LDPInMode1	D22
	RESERVED	D21
	RESERVED	D20
	RESERVED	D19
	RESERVED	D18
	RESERVED	D17
	RESERVED	D16
	RESERVED	D15
	RESERVED	D14
RES	RESERVED	D13
SER\	RESERVED	D12
/ED	RESERVED	<b>D11</b>
	RESERVED	D10
	RESERVED	60
	RESERVED	80 0
	RESERVED	<b>D</b> 2
	RESERVED	9 <b>0</b>
	RESERVED	D2
	RESERVED	<b>D4</b>
	RESERVED	D3
	CB3	D2
NTF BITS	CB2	М
	CB1	8

NOTE 1. D19 and D20 must be set to 1.



### Table 10B. Register 5: 2-Bit LD (Lock Detect) Pin Mode. Function Description

Name	Description	•	
			00 = Low
LDPInMode[2:1]	LD PIN MODE	01	01 = Digital Lock Detect
			10 = Low
			11 = High

# Table 10C. Register 5: 3-Bit Control Bits. Function Description<sup>1</sup>

Name	Description	Function
CB[3:1]	CONTROL BITS	101 = Register 5 is programmed

NOTE 1. The user has to set CB[3:1] to 101 in order to write to Register 5.

### Extended Registers, (Registers 6 and 7)

# Register 6

Table 11A. Register 6 Bit Allocation 1 2 3

(RO) Band_
PWR rfoutb_hi_pwr
_HI_PWR rfouta_hi_pwr
SDMOrder2
EN ShapeDitherEn
band_select_acc2
_band_
ExtBndSelDiv4
ExtBndSelDiv3
ExtBndSelDiv2
ExtBndSelDiv1

NOTE 1. It is recommended that the user writes to Register 0 after writing to Register 6.

NOTE 2. Bit D7 must be set to 0 for correct operation.

NOTE 3. RO Bits are Read Only Bits.



#### Table 11B. Register 6: 1-Bit Digital Lock Detect. Function Description

Name	Description	Function	
Diglock	DIGITAL LOCK	0 = PLL Not Locked	
DigLock	DIGITAL LOCK	1 = PLL Locked (according LDF and LDP in Register 2)	

### Table 11C. Register 6: 1-Bit Band Select Status (Read Only). Function Description

Name	Description	Function
Band select done	BAND SELECT DONE	0 = Band Selection Not Complete
Bana_soloot_dono	DAND_OLLEGI_DONE	1 = Band Selection Complete

### Table 11D. Register 6: 2-Bit Extra Lock Detect Precision. Function Description<sup>1</sup>

			Function		
Name	Description	Factory Default	Extra Bit	LDP Bits in Register 2	Value
LDP_Ext[2:1]	LDP_EXT Extra Lock Detect Precision		00	0	10ns
			00	1	6ns
			01	0	3ns
				1	3ns
			10	0	4ns
				1	4.5ns
			44	0	1.5ns
			11	1	1.5ns

NOTE 1. LDP\_Ext[2:1] are Extra Lock Detect Precision bits. When these bits are set to 00, then the precision of the Lock Detect precision only relies on the LDP bit in Register 2, so that the lock detect window is 10ns or 6ns, depending on the LDP bit in Register 2. For high PFD frequencies, the 6ns window may be larger than the entire ref/FB period. The LDP\_ext bits reduce the size of the lock detect window to the value described in Table 11B, Page 29, allowing an accurate lock detection with higher PFD frequencies.



Table 11E. Register 6: 1-Bit Extra Bit of RF\_OUTB Power. Function Description 12

	Description	Factory Default	Function		
Name			Extra Bit	RF_OUTB OUTPUT POWER Bits in Register 4	Value (dBm)
rf_outb_hi_pwr R	RF_OUTB_HI_PWR	0	0	00	-4
				01	-1
				10	+2
				11	+5
			1	00	+2
				01	+5
				10	+6
				11	+7

NOTE 1. RF\_OUTB\_HI\_PWR is an Extra Bit of RF\_OUTB Power that increases the output power to the RF\_OUT<sub>B</sub> output.

NOTE 2.  $f_{RF\_OUT} = 34.375MHz$ .

Table 11F. Register 6: 1-Bit Extra Bit of RF\_OUTA Power. Function Description 12

			Function		
Name	Description	Factory Default	Extra Bit	RF_OUTA OUTPUT POWER Bits in Register 4	Value (dBm)
				00	-4
				01	-1
rf outa hi pwr RE OUTA HI PWR		0	10	+2	
	0		11	+5	
rf_outa_hi_pwr	RF_OUTA_HI_PWR	0		00	+2
			01	+5	
			1	10	+6
				11	+7

NOTE 1. RF\_OUTA\_HI\_PWR is an Extra Bit of RF\_OUTA Power that increases the output power to the RF\_OUT<sub>A</sub> output.

NOTE 2.  $f_{RF OUT} = 34.375MHz$ .

Table 11G. Register 6: 2-Bit Sigma Delta Modulator Order Configuration. Function Description

Name	Description	Factory Default	Function
			00 = OFF. The device operates in integer mode and the fractional part is ignored.
SDMOrder[2:1]	SDM_ORDER	11	$01 = 1^{st} \text{ order}$
			$10 = 2^{nd} \text{ order}$
			$11 = 3^{rd} \text{ order}$



#### Table 11H. Register 6: 2-Bit Dither Gain Configuration. Function Description

Name	Description	Factory Default	Function
DitherG	DITHER GAIN	0	0 = LSB Dither (Recommended) 1 = LSB x4 Dither

#### Table 11I. Register 6: 1-Bit Dither Noise Shaping Configuration. Function Description

Name	Description	Factory Default	Function
ShapeDitheren	SHAPE_DITHER_EN	1	0 = Dither Noise Shaping Disabled 1 = Dither Noise Shaping Enabled

### Table 11J. Register 6: 1-Bit Sigma Delta Modulator Type Configuration. Function Description

Name	Description	Factory Default	Function
			00 = Reserved
CDMT a [O.4]	CDM TVDE	01	01 = SSMF-II
SDMType[2:1]	SDM_TYPE	UI	10 = SSMF-I
			11 = SSMF-B

### Table 11K. Register 6: 2-Bit VCO Band Selection Accuracy Configuration. Function Description

Name	Description	Factory Default	Function
			00 = 1 cycle of the band select clock (output of the Band Select Divider)
hand salast see[0:4]	[2:1] BAND_SELECT_ACC	00	01 = 2 cycles
band_select_acc[2.1]	DAND_SELECT_ACC	00	10 = 4 cycles
			11 = Reserved

# Table 11N. Register 6: 4-Bit Extra Most Significant Bits of Band Select Divider. Function Description 12

Name	Description	Factory Default	Value	Function
				0000 = [BSCC_R4]
			D000 D4	0001 =[BSCC_R4]+256
ExtBndSelDiv[4:1]	EXT_BND_SEL_DIV	0000	BSCC_R4 +   [EXT_BND_SEL_DIV]x256	0010 = [BSCC_R4] + 512
				1111 = [BSCC_R4]+3840

NOTE 1. EXT\_BND\_SEL\_DIV are Extra 4 MSBs that extend the Band Select Clock Counter in Register 4. These additional bits are necessary for band selection to divide down to <500kHz when high PFD frequencies are used.

NOTE 2. BSCC\_R4 is the BAND SELECT CLOCK COUNTER value in Register 4.

### Table 110. Register 6: 3-Bit Control Bits. Function Description<sup>1</sup>

Name	Description	Function
CB[3:1]	CONTROL BITS	110 = Register 6 is programmed

NOTE 1. The user has to set CB[3:1] to 110 in order to write to Register 6.



### Register 7

### Table 12A. Register 7 Bit Allocation 12

DESCRIPTION	VAME	BITS
_DIG_LOCK (SB)	Loss_Dig_Lock	D31
LOCK (SB)	Loss_Anlg_Lock	D30
ERROR (SB)	Spi_error	D29
RESERVED	Reserved	D28
R	Rev_ID3	D27
EV_	Rev_ID2	D26
ID	Rev_ID1	D25
	Dev_ID4	D24
	Dev_ID3	D23
	Dev_ID2	D22
	Dev_ID1	D21
SEL	16b_12bsel	D20
RESERVED	RESERVED	D19
RESERVED	RESERVED	D18
RESERVED	RESERVEDCA	D17
RESERVED	RESERVED	D16
	ext_mod4	D15
	ext_mod3	D14
	ext_mod2	D13
	ext_mod1	D12
	ext_fdiv4	D11
	ext_fdiv3	D10
	ext_fdiv2	60
	ext_fdiv1	8 <b>0</b>
SCLKE	sclke	<b>2</b> 0
	Rd_Addr3	9Q
READBACK_ADDR	Rd_Addr2	<b>S</b> O
	Rd_Addr1	D4
NM	SPI_R_WN	D3
CO	CB3	D2
NTR	CB2	Δ
201	CB1	00

NOTE 1. SB Bits are Sticky Bits and need to be cleared.

NOTE 2. RO Bits are Read Only Bits.

### Table 12B. Register 7: 1-Bit Loss of Digital Lock. Function Description<sup>1</sup>

Name	Description	Function
Loss Dig Lock	Loss_Dig_Lock LOSS_DIG_LOCK	0 = Locked since last time register was cleared
LUSS_DIG_LUCK		1 = Loss of Digital Lock since last time register was cleared

NOTE 1. This bit is a sticky bit and needs to be cleared with a SPI write of 1 to detect further Loss of Digital Lock occurrences.

# Table 12C. Register 7: 1-Bit Loss of Analog Lock. Function Description<sup>1</sup>

Name	Description	Function
Loss_Anlg_Lock LOSS_ANLG_LOCK	0 = Band Selection remained the same since last time register was cleared	
	LOSS_ANLG_LOCK	1 = Band selection occurred since last time register was cleared

NOTE 1. This bit is a sticky bit and needs to be cleared with a SPI write of 1 to detect further Band Selection occurrences.

### Table 12D. Register 7: 1-Bit SPI Error. Function Description<sup>1</sup>

Name	Description	Function
Spi_error SPI_ERROR	0 = No SPI write error detection	
Зрі_епоі	SFI_ERROR	1 = SPI Write error

NOTE 1. Spi\_error Bit goes high if the SPI interface detects a cycle with the incorrect number of SCLK cycles between nCS asserted Low and nCS asserted High. The SPI interface expects 32 clock cycles between nCS asserted Low and nCS asserted High. Any Read/Write via the SPI interface with more or less than 32 clock cycles will result in the Spi\_error Bit switched to 1. This bit is a sticky bit and needs to be cleared with a SPI write of 1 in order to detect further possible SPI Write/Read errors.



### Table 12E. Register 7: 3-Bit Revision ID. Function Description

Name	Description	Factory Default
Rev_ID[3:1]	REV_ID	001

### Table 12F. Register 7: 4-Bit Device ID. Function Description

Name	Description	Factory Default
Dev_ID[4:1]	DEV_ID	0110

### Table 12G. Register 7: 1-Bit Resolution Select. Function Description

Name	Description	Factory Default	Function	
16b_12b_sel 16b_12b_SEL		0	0 = FRAC, PHASE and MOD set to 12-Bit resolution,	
	16b_12b_SEL		Bit[D19:D8] set to 0 and unused	
			1 = FRAC, PHASE and MOD set to 16-Bit resolution	

# Table 12J. Register 7: 4-Bit Extra Bits of MOD Value. Function Description<sup>1</sup>

Name		Factory Default		Function	
	Description		MOD	EXT_MOD	Value
				0000	Not Allowed
				0001	Not Allowed
			0000 0000 0000	0010	2
				1111	15
ext_mod[4:1] EXT_MOD	EVE MOD	0000		0000	16
	EXI_MOD		0000 0000 0001		
				1111	31
				0000	65520
			1111 1111 1111		
				1111	65535

NOTE 1. Bit D20 in Register 7 (16b\_12b\_SEL) is required to be set to 1 when using this table. If Bit D20 in Register 7 (16b\_12b\_SEL) is set to 0, refer to Table 6D, Page 20.



Table 12K. Register 7: 4-Bit Extra Bits of FRAC Value. Function Description<sup>1</sup>

				Function	
Name	Description	Factory Default	FRAC	EXT_FRAC	Value
				0000	0
		0000 0000 00	0000 0000 0000	0001	1
			0000 0000 0000		
ext_fdiv[4:1] EXT_FRAC				1111	15
				0000	16
	EXT_FRAC	0000	0000 0000 0001		
				1111	31
					,
				0000	65520
			1111 1111 1111		
				1111	65535

NOTE 1. Bit D20 in Register 7 (16b\_12b\_SEL) is required to be set to 1 when using this table. If Bit D20 in Register 7 (16b\_12b\_SEL) is set to 0, refer to Table 5C, Page 19.

### Table 12L. Register 7: 1-Bit SCLKE. Function Description

Name	Description	Factory Default	Function
			0 = Output Data in a Read Cycle on a Rising Edge of SCLK
Sclke	SCLKE	1	1 = Output Data in a Read Cycle on a Falling Edge of SCLK

# Table 12M. Register 7: 1-Bit READBACK\_ADDR. Function Description<sup>1</sup>

Name	Description	Function
		000 = Register 0
		001 = Register 1
		010 = Register 2
Rd_Addr[3:1] READBACK_ADDR		011 = Register 3
	READBACK_ADDR	100 = Register 4
		101 = Register 5
		110 = Register 6
		111 = Register 7

NOTE 1. In order to Read a register, the user must write to Register 7 first and set the SPI\_R\_WN Bit to 1 (READ) and indicate the address of the register to read in the READBACK\_ADDR Bit (Bits[D6:D4]).



# Table 12N. Register 7: 1-Bit SPI\_R\_WN. Function Description<sup>1</sup>

Name	Description	Factory Default	Function
SPI R WN	SDI D WN	0	0 = WRITE
SPI_R_WN SPI_R_WN	SFI_N_VVIV	O	1 = READ

NOTE 1. Writing this bit to a '1' will allow the user to read back the register selected in READBACK\_ADDR on the next 32 SCLK cycle. This bit will revert back to '0' once it is written with '1' and will not retain the '1' value.

### Table 120. Register 7: 3-Bit Control Bits. Function Description<sup>1</sup>

Name	Description	Function
CB[3:1]	CONTROL BITS	111 = Register 7 is programmed

NOTE 1. The user has to set CB[3:1] to 111 in order to write to Register 7.



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device.

These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond

those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 13. Absolute Maximum Ratings** 

Item	Rating
Supply Voltage, V <sub>DDX</sub>	3.63V
Analog Supply Voltage, V <sub>DDA</sub>	3.63V
Input, V <sub>I</sub>	
REF_IN	-0.5 to V <sub>DDA</sub> + 0.5V
Other Inputs (MUTE, SDI, FLSW, V <sub>TUNE</sub> )	
Outputs, V <sub>O</sub>	0.5 to \/ 0.5\/
RF_OUT <sub>A-B</sub> , nRF_OUT <sub>A-B</sub>	-0.5 to V <sub>DDA</sub> + 0.5V
Outputs, V <sub>O</sub> (SCLK, LD, nCS, MUX_OUT)	-0.5 to V <sub>DDA</sub> + 0.5V
Outputs, I <sub>O</sub>	
Continuous Current	40mA
Surge Current	65mA
Outputs, I <sub>O</sub> (SCLK, LD, nCS, MUX_OUT)	8mA
Continuous Current	13mA
Surge Current	ISHIA
Junction Temperature, T <sub>J</sub>	125°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

NOTE:  $V_{DDX}$  denotes  $V_{DDD}$ ,  $V_{CP}$ ,  $V_{DD\_SD}$ ,  $V_{VCO}$ .



### **DC Electrical Characteristics**

Table 14A. Power Supply DC Characteristics,  $V_{DDX} = V_{DDA} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C^{1\ 2\ 3}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DDX}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		3.135	3.3	3.465	V
$I_{DDX}^{4}$	Power Supply Current			130	145	mA
	$RF\_OUT_A$ / $nRF\_OUT_A$ - Active $RF\_OUT_B$ / $nRF\_OUT_B$ - Muted		60	77	mA	
I <sub>DDA</sub> <sup>5</sup>	I <sub>DDA</sub> <sup>5</sup> Analog Supply Current	$RF\_OUT_A$ / $nRF\_OUT_A$ - Active $RF\_OUT_B$ / $nRF\_OUT_B$ - Active		85	105	mA
	$RF_OUT_A / nRF_OUT_A - Muted$ $RF_OUT_B / nRF_OUT_B - Muted$		40	50	mA	
I <sub>VCO</sub>	VCO Supply Current			85		mA
	Power Down Mode			10	15	mA

- NOTE 1.  $V_{DDX}$  denotes  $V_{DDD}$ ,  $V_{CP}$ ,  $V_{DD\_SD}$ ,  $V_{VCO}$ .
- NOTE 2. RF Outputs Terminated  $50\Omega \pm 1\%$  to  $V_{DDA}$
- NOTE 3. Output Power set to +2dBm.
- NOTE 4.  $I_{DDX}$  denotes  $I_{DDD} + I_{CP} + I_{DD\_SD} + I_{VCO}$ .
- NOTE 5.  $I_{DDA}$  is dependent on the value of the M0 output divider. The numbers indicated for  $I_{DDA}$  show the current consumption when using the output divider M0 = 64, for which  $I_{DDA}$  is higher than when using any other M0 divider value.

Table 14B. Output Divider Incremental Current<sup>1</sup>

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
	Divide by 2		8.0		mA
Output Divider Supply Current	Divide by 4		7.0		mA
	Divide by 8		1.5		mA
	Divide by 16		1.5		mA
	Divide by 32		1.5		mA
	Divide by 64		1.5		mA

NOTE 1. RF Output divider (÷MO) has an incremental increase in current as the divider value increases. This specification is the incremental current change per output divider step. For example, current of divide-by-2 is 8mA more than divide-by-1, current of divide-by-4 is 7mA more than divide-by-2, and so on. The total increase from ÷1 to ÷64 is 8mA + 7mA + 1.5mA + 1.5mA + 1.5mA + 1.5mA = 21mA.



Table 14C. Typical Current by Power Domain<sup>1</sup>

Pin Name	Pin Number	Typical Current	Unit
V_CP	6	24	mA
V <sub>VCO</sub>	16, 17	15	mA
$V_{DDD}$	28	0.5	mA
$V_{DD\_SD}$	32	6	mA
$V_{DDA}$	10	52	mA

NOTE 1. Operating conditions are:

 $REF_IN = 25MHz$ 

INT = 100 (integer mode)

RF Divider =  $\div 1$ 

 $RF\_OUT_A = RF\_OUT_B = 2.5GHz$ 

 $RF_{POWER} = -1dBm$ 

Charge Pump = 0.31mA

Table 14D. LVCMOS DC Characteristics,  $V_{DDX} = V_{DDA} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C^1$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input Lligh Voltage	MUTE, CE		1.8		V <sub>DDx</sub>	V
V <sub>IH</sub>	Input High Voltage	SDI, SCLK, nCS		1.5		V <sub>DDx</sub>	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.6	V
1	Innut High Coment	SDI, MUTE, CE	$V_{DDx} = 3.465V, V_{IN} = 1.8V$			5	μA
I <sub>IH</sub> Input High Current	SCLK, nCS	$V_{DDx} = 3.465V, V_{IN} = 1.8V$			150	μA	
ı	Input Low Current	SDI, MUTE, CE	$V_{DDx} = 3.465V, V_{IN} = 0V$	-150			μA
ılr	Input Low Current	SCLK, nCS	$V_{DDx} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage	MUX_OUT, LD	$V_{DDx} = 3.465V; I_{OH} = -500\mu A$	V <sub>DDX</sub> - 0.4			V
V <sub>OL</sub>	Output Low Voltage	MUX_OUT, LD	$V_{DDx} = 3.465V; I_{OL} = 500\mu A$			0.4	V

NOTE 1. V<sub>DDX</sub> denotes V<sub>DDD</sub>, V<sub>CP</sub>, V<sub>DD\_SD</sub>, V<sub>VCO</sub>.



### **AC Electrical Characteristics**

Table 15A. AC Characteristics,  $V_{DDX} = V_{DDA} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C<sup>1</sup>

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
DEE IN	Input Reference Frequency <sup>2</sup>		Ref Doubler Disabled	5		310	MHz
REF_IN			Ref Doubler Enabled	5		100	MHz
$V_{PP}$	Input Sensitivity	REF_IN	Biased at V <sub>DDA</sub> /2 <sup>3</sup>	0.7		$V_{DDA}$	V
$f_{VCO}$	VCO Frequency		Fundamental VCO Mode	2200		4400	MHz
f <sub>RF_OUT</sub>	Output Frequency		Divider Values: 1, 2, 4, 8, 16, 32, 64	34.375		4400	MHz
f	PFD Frequency		Fractional Mode			125	MHz
f <sub>PFD</sub>			Integer Mode			310	MHz
K <sub>VCO</sub>	VCO Sensitivity				40		MHz/V
t <sub>LOCK</sub>	PLL Lock Time		Time from Low to High nCS until at Normal Mode, Low to High LD		200		μs
-	Output Power Variation	on			±1		dB
-	RF Output Power		Muted, (M0 ≠ 1)		<-80		dBm
-	Min/Max VCO Tuning	g Voltage			0.5 / 2.5		V

 $<sup>\</sup>overline{\text{NOTE 1. V}_{\text{DDX}} \text{ denotes V}_{\text{DDD, V}_{\text{CP, V}_{DD\_SD, V}_{\text{VCO.}}}}$ 

NOTE 2. For REF\_IN <10MHz, the slew rate must be >21V/ $\mu$ s.

NOTE 3. AC-coupling the reference signal ensures  $\rm V_{\rm DDA}/\!2$  biasing.



Table 15B. RF\_OUT<sub>[A:B]</sub> Phase Noise and Jitter Characteristics,  $V_{DDX} = V_{DDA} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C^{1\ 2}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		f = 156.25MHz Integration Range: 12kHz - 20MHz		161		fs
tjit(Ø)	RMS Phase Jitter (Random)	f = 2.05GHz Integration Range: 12kHz - 20MHz		147		fs
		f = 1.76GHz Integration Range: 12kHz - 20MHz		128.53		fs
φ <sub>N</sub> (100k)		100kHz Offset from Carrier		-124.69		dBc/Hz
φ <sub>N</sub> (800k)		800kHz Offset from Carrier		-147.09		dBc/Hz
φ <sub>N</sub> (1M)	RF Output	1MHz Offset from Carrier		-148.76		dBc/Hz
φ <sub>N</sub> (5M)	<ul><li>Phase Noise Performance</li><li>@ 745MHz (Open Loop)</li></ul>	5MHz Offset from Carrier		-155.95		dBc/Hz
φ <sub>N</sub> (10M)		10MHz Offset from Carrier		-157.09		dBc/Hz
φ <sub>N</sub> (∞)		Noise Floor (≥30MHz from Carrier)		-158.12		dBc/Hz
φ <sub>N</sub> (100k)		100kHz Offset from Carrier		-115.65		dBc/Hz
φ <sub>N</sub> (800k)		800kHz Offset from Carrier		-137.72		dBc/Hz
φ <sub>N</sub> (1M)	RF Output	1MHz Offset from Carrier		-139.92		dBc/Hz
φ <sub>N</sub> (5M)	Phase Noise Performance @ 1.1GHz (Open Loop)	5MHz Offset from Carrier		-152.29		dBc/Hz
φ <sub>N</sub> (10M)		10MHz Offset from Carrier		-154.53		dBc/Hz
φ <sub>N</sub> (∞)		Noise Floor (≥30MHz from Carrier)		-155.95		dBc/Hz
φ <sub>N</sub> (100k)		100kHz Offset from Carrier		-116.07		dBc/Hz
φ <sub>N</sub> (800k)		800kHz Offset from Carrier		-139.93		dBc/Hz
φ <sub>N</sub> (1M)	RF Output	1MHz Offset from Carrier		-142.21		dBc/Hz
φ <sub>N</sub> (5M)	<ul><li>Phase Noise Performance</li><li>@ 1.65GHz (Open Loop)</li></ul>	5MHz Offset from Carrier		-152.65		dBc/Hz
φ <sub>N</sub> (10M)		10MHz Offset from Carrier		-154.28		dBc/Hz
φ <sub>N</sub> (∞)		Noise Floor (≥30MHz from Carrier)		-155.72		dBc/Hz
φ <sub>N</sub> (100k)		100kHz Offset from Carrier		-109.34		dBc/Hz
φ <sub>N</sub> (800k)		800kHz Offset from Carrier		-131.89		dBc/Hz
φ <sub>N</sub> (1M)	RF Output	1MHz Offset from Carrier		-134.16		dBc/Hz
φ <sub>N</sub> (5M)	<ul><li>Phase Noise Performance</li><li>@ 2.3GHz (Open Loop)</li></ul>	5MHz Offset from Carrier		-148.35		dBc/Hz
φ <sub>N</sub> (10M)		10MHz Offset from Carrier		-152.59		dBc/Hz
φ <sub>N</sub> (∞)		Noise Floor (≥30MHz from Carrier)		-155.10		dBc/Hz
φ <sub>N</sub> (100k)		100kHz Offset from Carrier		-105.83		dBc/Hz
φ <sub>N</sub> (800k)		800kHz Offset from Carrier		-129.47		dBc/Hz
φ <sub>N</sub> (1M)	RF Output	1MHz Offset from Carrier		-131.73		dBc/Hz
φ <sub>N</sub> (5M)	<ul><li>Phase Noise Performance</li><li>@ 3.8GHz (Open Loop)</li></ul>	5MHz Offset from Carrier		-146.46		dBc/Hz
φ <sub>N</sub> (10M)	(-1	10MHz Offset from Carrier		-151.10		dBc/Hz
φ <sub>N</sub> (∞)		Noise Floor (≥30MHz from Carrier)		-155.46		dBc/Hz
Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units



# Table 15B. RF\_OUT<sub>[A:B]</sub> Phase Noise and Jitter Characteristics, $V_{DDX} = V_{DDA} = 3.3V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C^{1.2}$


φ <sub>N</sub> (100k)		100kHz Offset from Carrier	-102.04	dBc/Hz
φ <sub>N</sub> (800k)		800kHz Offset from Carrier	-126.99	dBc/Hz
φ <sub>N</sub> (1M)	RF Output	1MHz Offset from Carrier	-129.29	dBc/Hz
φ <sub>N</sub> (5M)	Phase Noise Performance  @ 4.4GHz (Open Loop)	5MHz Offset from Carrier	-142.93	dBc/Hz
φ <sub>N</sub> (10M)		10MHz Offset from Carrier	-146.10	dBc/Hz
φ <sub>N</sub> (∞)		Noise Floor (≥30MHz from Carrier)	-148.00	dBc/Hz
-	Spurious Signals Due to PFD Frequency	$f_{PFD} = 50MHz;$ RF_OUT <sub>A</sub> = 2.2GHz	-74	dBc
φ <sub>N</sub> (100k)	RF Output Phase Noise Performance @ 745MHz (Open Loop)	100kHz Offset from Carrier	-106.75	dBc/Hz

NOTE 1.  $V_{DDX}$  denotes  $V_{DDD}$ ,  $V_{CP}$ ,  $V_{DD\_SD}$ ,  $V_{VCO}$ .


NOTE 2.  $RF_{A:B}$  output power setting = +2dBm.



### Phase Noise (Closed-Loop) at 156.25MHz (3.3V)




# Phase Noise (Closed-Loop) at 1.76GHz (3.3V)




©2016 Integrated Device Technology, Inc.



## Phase Noise (Closed-Loop) at 2.05GHz (3.3V)




## Phase Noise (Open-Loop) at 745MHz (3.3V)




Offset Frequency (Hz)



# Phase Noise Performance (Open-Loop) at 1.1GHz (3.3V)




# Phase Noise Performance (Open-Loop) at 1.65GHz (3.3V)






## Phase Noise Performance (Open-Loop) at 2.3GHz (3.3V)




# Phase Noise Performance (Open-Loop) at 3.8GHz (3.3V)





# Phase Noise Performance (Open-Loop) at 4.4GHz (3.3V)





### **Applications Information**

#### **Loop Filter Calculations**

### 2<sup>nd</sup> Order Loop Filter

This section helps design a 2<sup>nd</sup> order loop filter for the 8V97053. A general 2<sup>nd</sup> order loop filter is shown in Figure 11, *Typical 2<sup>nd</sup> Order Loop Filter*. Step-by-step calculations to determine Rz, Cz and Cp values for a desired loop bandwidth are described below. Required parameters are provided. A spreadsheet for calculating the loop filter values is also available.




Figure 11. Typical 2<sup>nd</sup> Order Loop Filter

- 1. Determine desired loop bandwidth fc.
- 2. Calculate Rz:

$$Rz = \frac{2 * \pi * fc * N}{Icp * Kvco}$$

Where.

**Icp** is charge pump current. Icp is programmable from 310µA to 5mA.

**N** is effective feedback divider. N must be programmed into the following value.

$$N = \frac{Fvco}{Fpd}$$

F<sub>VCO</sub> is VCO frequency.

VCO frequency range: 2200MHz to 4400MHz

Fpd is phase detector input frequency.

$$Fpd = \frac{F\_ref}{Pv}$$

F\_ref is reference clock (REF\_IN) input frequency.

Pv is overall pre-divider setting.

Kvco is VCO gain. Kvco = 40MHz/V

3. Calculate Cz:

$$Cz = \frac{\alpha}{2 * \pi * fc * Rz}$$

Where,

 $\alpha$  = fc/ fz, user can determine an  $\alpha$  number.  $\alpha$  > 6 is recommended.

fz is frequency at zero.

4. Calculate Cp:

$$Cp = \frac{Cz}{\alpha * \beta}$$

Where.

 $\beta$  = fp/fc, user can determine  $\beta$  number.  $\beta > 4$  is recommended.

fp is frequency at pole.

**5.** Verify Phase Margin (*PM*)

$$PM = \arctan\left(\frac{b-1}{2*\sqrt{b}}\right)$$

Where,

$$b = 1 + \frac{Cz}{Cp}$$

The phase margin (PM) should be greater than 50°.

A spreadsheet for calculating the loop filter component values is available at www.IDT.com. To use the spreadsheet, the user simply enters the following parameters:

fc, F\_ref, 
$$P_V$$
, lcp,  $F_{VCO}$ ,  $\alpha$  and  $\beta$ .

The spreadsheet will provide the component values, Rz, Cz and Cp as the result. The spreadsheet also calculates the maximum phase margin for verification.



### 3<sup>rd</sup> Order Loop Filter

This section helps design a 3<sup>rd</sup> order loop filter for the 8V97053. A general 3<sup>rd</sup> order loop filter is shown in Figure 12, *Typical 3rd Order Loop Filter*.




Figure 12. Typical 3<sup>rd</sup> Order Loop Filter

The Rz, Cz and Cp can be calculated as  $2^{nd}$  order loop filter. The following equation help determine the  $3^{rd}$  order loop filter Rp2 and Cp2.

Pick an Rp2 value. Rp2 ~ 1.5xRz is suggested.

$$C_{P2} = \frac{R_Z * C_P}{R_{P2} * \gamma}$$

Where

 $\gamma$  is ratio between the 1<sup>st</sup> pole frequency and the 2<sup>nd</sup> pole frequency.  $\gamma > 4$  is recommended.

#### **Recommendations for Unused Input and Output Pins**

### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pullup and pulldown resistors; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Outputs:**

#### **Output Pins**

For any unused output, it can be left floating and disabled.



### **Schematic Example**

Figure 13A and Figure 13B show general application schematic examples for the 8V97053.

For power rails, bypass capacitors must be provided to all power supply pins. Suggest at least one bypass capacitor per power pin. Value can be ranged from 0.01uF or 0.1uF. Mix values of bypass capacitor can help filtering wider range of power supply noise.

The 8V97053 input is high impedance. The input termination depends on the driver type termination requirements. In these examples, the 8V97053 REF\_IN input is terminated with a matched load termination. For transmission line with characteristic impedance  $Zo = 50\Omega$ , the termination resistor R8 is  $50\Omega$ . The input is self biased to proper DC offset after the AC coupling.

The loop filter values can be calculated to meet the loop bandwidth requirement. Please refer to the section, "Loop Filter Calculations" for detailed calculations. For fast lock mode, the loop filter can be configured as Fast Lock Loop Filter Option 1 or Fast Lock Loop Filter Option 2 shown in Figure 13A.

Fast Lock Loop Filter Option 1 is Parallel Resistor Configuration. For normal operating mode, only R5 is active and R5 = Rs, where Rs is the resistor value for normal operating mode loop bandwidth. In fast lock mode, the combination of R4 in parallel with R5 is active. For example, in normal operation mode, if the charge pump current is set at 0000 (ICP = 310uA), then, in fast lock mode, the loop bandwidth is set larger by increasing the charge pump current to ICP~5mA (ICP

setting = 1111 or 16 times the normal charge pump current). The combination of the R4 and R5 in parallel is 1/4 \* Rs.

Fast Lock Loop Filter Option 2 is Series Resistor Configuration. For normal operating mode, both R6 and R7 are active and R6 + R7 = Rs. For fast lock mode, only R6 is active. For example, in normal operation mode, if the charge pump current is set at 0000 (ICP = 310uA), then, in fast lock mode, the loop bandwidth is set larger by increasing the charge pump current to ICP $\sim$ 5mA (ICP setting = 1111 or 16 times the normal charge pump current). The sum of R6 and R7 equals to Rs, i.e. R6 + R7 = Rs. R6 = 1/4 \* Rs and R7 = 3/4 \* Rs.

The 8V97053 output pull-up loading can be resistors or inductors. The pull up resistor value is typically  $50\Omega$ . Resistor pull up loading covers wide range of output frequencies. For inductor pull up loading, the inductor value is frequency dependent. One inductor value cannot cover all the output frequency range. This example shows the L = 3.9nF that is suitable for approximately 2GHz operating frequency. The output can also drive single ended LO input. Figure 13B shows an example of the 8V97053 output driving single ended LO input of the mixer through an LC balun. The LC balun component values are frequency dependent. These values can be adjusted to optimize the performance. Single ended LO receiver input also can tap to one side of the differential driver using resistor loading or inductor loading. For single ended LO input, both sides of the differential driver still need to be loaded with pull up. The output power level can also be adjusted further through programming.






Figure 13A. An 8V97053 General Application Schematic Example






Figure 13B. Schematic Example for Driving Single Ended Mixer



#### **Power Considerations**

The 8V97053 device was designed and characterized to operate within the ambient industrial temperature range of -40°C to +85°C. The ambient temperature represents the temperature around the device, not the junction temperature. When using the device in extreme cases, such as maximum operating frequency and high ambient temperature, external air flow may be required in order to ensure a safe and reliable junction temperature. Extreme care must be taken to avoid exceeding 125°C junction temperature. The power calculation example below was generated using a typical configuration. For many applications, the power consumption can vary depending on configuration. Please contact IDT technical support for any concerns on calculating the power dissipation for your own specific configuration.

Example 1: VCO Frequency Range = 1991MHz to 2846MHz

#### 1. Power Dissipation.

The total power dissipation for the 8V97053 is the sum of the core power plus the power dissipation in the output driver. The following is the power dissipation for  $V_{DD} = 3.465V$ , which gives worse case results.

Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* (I<sub>DDA</sub> + I<sub>VCO</sub> + I<sub>CP</sub> + I<sub>DD\_SD</sub> + I<sub>DDD</sub>)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* (I<sub>DDA</sub> + I<sub>DDX</sub>)<sub>MAX</sub> = 3.465V \* (105mA + 145mA) = 866.25mW

Total Power (with two outputs active at 2dBm output power level) = 866.25mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 34.34°C/W per Table 16 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs active is:

 $85^{\circ}\text{C} + 0.866\text{W} * 34.34^{\circ}\text{C/W} = 114.74^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 16. Thermal Resistance  $\theta_{JA}$  for 32 Lead VFQFN, Forced Convection

$\theta_{JA}$ by Velocity				
Meters per Second	0	1	2	
Multi-Layer PCB, JEDEC Standard Test Boards	34.34°C/W	30.7°C/W	29.12°C/W	



Example 2: VCO Frequency Range = 2590MHz to 3624MHz

#### 1. Power Dissipation.

The total power dissipation for the 8V97053 is the sum of the core power plus the power dissipation in the output driver. The following is the power dissipation for  $V_{DD} = 3.465V$ , which gives worse case results.

• Power (core)<sub>MAX</sub> =  $V_{DD\_MAX}$  \* ( $I_{DDA} + I_{VCO} + I_{CP} + I_{DD\_SD} + I_{DDD}$ )<sub>MAX</sub> =  $V_{DD\_MAX}$  \* ( $I_{DDA} + I_{DDX}$ )<sub>MAX</sub> = 3.465V \* (85mA + 146.4mA) = **802mW** 

Total Power (with two outputs active at 2dBm output power level) = 802mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{\Delta}$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 34.34°C/W per Table 16.

Therefore, Tj for an ambient temperature of 85°C with all outputs active is:

 $85^{\circ}\text{C} + 0.802\text{W} * 34.34^{\circ}\text{C/W} = 113^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).



## **Reliability Information**

## Table 17A. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32 lead VFQFN

$\theta_{\sf JA}$ vs. Air Flow				
Meters per Second	0	1	2	
Multi-Layer PCB, JEDEC Standard Test Boards	34.34°C/W	30.7°C/W	29.12°C/W	

## Table 17B. $\theta_{\text{JB}}$ vs. Air Flow Table for a 32 lead VFQFN

$\theta_{JB}$ vs. Air Flow	
Meters per Second	0
Multi-Layer PCB, JEDEC Standard Test Boards	0.472°C/W


NOTE:  $\theta_{\mbox{\scriptsize JB}}$  is independent of airflow.

### **Transistor Count**

The 8V97053 transistor count is: 404,777




## 32-Lead VFQFN Package Outline and Package Dimensions





## 32-Lead VFQFN Package Outline and Package Dimensions (Continued)





# **Ordering Information**

**Table 18. Ordering Information** 

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8V97053NLGI	IDT8V97053NLGI	32-lead VFQFN, Lead Free	Tray	-40°C to +85°C
8V97053NLGI8	IDT8V97053NLGI	32-lead VFQFN, Lead Free	Tape & Reel	-40°C to +85°C
8V97053NLGI/W	IDT8V97053NLGI	32-lead VFQFN, Lead Free	Tape & Reel	-40°C to +85°C

Table 19. Pin 1 Orientation in Tape and Reel Packaging

Part Number Suffix	Pin 1 Orientation	Illustration
NLGI8	Quadrant 1 (EIA-481-C)	Correct Pin 1 ORIENTATION  CARRIER TAPE TOPSIDE (Round Sprocket Holes)  USER DIRECTION OF FEED
NLGI/W	Quadrant 2 (EIA-481-D)	Correct Pin 1 ORIENTATION CARRIER TAPE TOPSIDE (Round Sprocket Holes)  USER DIRECTION OF FEED

# **Revision History**

Revision Date	Description of Change
September 22, 2016	Updated General Description.
	Updated Figure 13A and 13B schematic examples.
June 1, 2016	Updated Table 6C.
	Updated Table 11A.
	Updated Table 12A, Table 12G.
	Updated Table 14A.
	Updated Power Considerations.
	Updated Transistor Count.
May 18, 2016	Updated Table 14A power current.
	Updated Power Considerations.
	Updated Transistor Count.



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, CA 95138 USA Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

**Tech Support** 

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

DT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.