

### 8-Kbit Microwire Compatible Serial EEPROM

#### **Device Selection Table**

Part Number	Vcc Range	ORG Pin	PE Pin	Word Size	Temp Ranges	Packages
93AA76A	1.8-5.5	No	No	8-bit	I	P, SN, ST, MS, OT
93AA76B	1.8-5-5	No	No	16-bit	1	P, SN, ST, MS, OT
93LC76A	2.5-5.5	No	No	8-bit	I, E	P, SN, ST, MS, OT
93LC76B	2.5-5.5	No	No	16-bit	I, E	P, SN, ST, MS, OT
93C76A	4.5-5.5	No	No	8-bit	I, E	P, SN, ST, MS, OT
93C76B	4.5-5.5	No	No	16-bit	I, E	P, SN, ST, MS, OT
93AA76C	1.8-5.5	Yes	Yes	8- or 16-bit	I	P, SN, ST, MS, MC, MN
93LC76C	2.5-5.5	Yes	Yes	8- or 16-bit	I, E	P, SN, ST, MS, MC, MN
93C76C	4.5-5.5	Yes	Yes	8- or 16-bit	I, E	P, SN, ST, MS, MC, MN

#### **Features**

- · Low-Power CMOS Technology
- · ORG Pin to Select Word Size for '76C' Version
- 1024 x 8-bit Organization 'A' Devices (no ORG)
- 512 x 16-bit Organization 'B' Devices (no ORG)
- Program Enable Pin to Write-Protect the Entire Array ('76C' version only)
- Self-Timed Erase/Write Cycles (including Auto-Erase)
- Automatic Erase All (ERAL) Before Write All (WRAL)
- · Power-On/Off Data Protection Circuitry
- · Industry Standard Three-Wire Serial I/O
- Device Status Signal (Ready/Busy)
- · Sequential Read Function
- High Reliability:
  - Endurance: 1,000,000 erase/write cycles
  - Data retention > 200 Years
  - ESD protection: > 4,000V
- · RoHS Compliant
- Temperature Ranges Supported:
  - Industrial (I): -40°C to +85°C
     Extended (E): -40°C to +125°C
- · Automotive AEC-Q100 Qualified

#### **Packages**

 8-lead PDIP, 8-lead SOIC, 8-lead TSSOP, 8-lead MSOP, 6-lead SOT-23, 8-lead DFN and 8-lead TDFN


#### **Pin Function Table**

Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vss	Ground
PE	Program Enable – 93XX76C only
ORG	Memory Configuration – 93XX76C only
Vcc	Power Supply

### **Description**

The Microchip Technology Inc. 93XX76A/B/C devices are 8-Kbit, low-voltage, serial Electrically Erasable PROMs (EEPROM). Word-selectable devices such as the 93XX76C are dependent upon external logic levels driving the ORG pin to set word size. The 93XX76A devices provide dedicated 8-bit memory organization, while the 93XX76B devices provide dedicated 16-bit memory organization. A Program Enable (PE) pin allows the user to write-protect the entire memory array. Advanced CMOS technology makes these devices ideal for low-power, nonvolatile memory applications.

### Package Types (not to scale)



### 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings (†)

Vcc	7.0\
All inputs and outputs w.r.t. Vss	0.6V to Vcc +1.0\
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥ 4 k\

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 1-1: DC CHARACTERISTICS

			Industrial Extended				Vcc = +1.8V to 5.5V , Vcc = +2.5V to 5.5V
Param. No.	Symbol	Parameter	Min	Тур	Max	Units	Conditions
D1	ViH1	High level input veltage	2.0	_	Vcc +1	V	Vcc ≥ 2.7V
D1	VIH2	High-level input voltage	0.7 Vcc	_	Vcc +1	V	Vcc < 2.7V
D2	VIL1	Low-level input voltage	-0.3	_	8.0	V	Vcc ≥ 2.7V
D2	VIL2	Low-level input voltage	-0.3	_	0.2 Vcc	V	Vcc < 2.7V
D3	Vol1	Low lovel output voltage	_	_	0.4	V	IOL = 2.1 mA, Vcc = 4.5V
DS	Vol2	Low-level output voltage	_	_	0.2	V	IOL = 100 μA, VCC = 2.5V
D4	Vон1	High lovel output voltage	2.4	_	_	V	IOH = -400 μA, VCC = 4.5V
D4	Vон2	High-level output voltage	Vcc - 0.2	_	_	V	IOH = -100 μA, VCC = 2.5V
D5	ILI	Input leakage current	_	_	±1	μΑ	VIN = Vss or Vcc
D6	ILO	Output leakage current	_	_	±1	μΑ	Vout = Vss or Vcc
D7	CIN, COUT	Pin capacitance (all inputs/outputs)	_	_	7	pF	VIN/VOUT = 0V (Note 1) TA = 25°C, FCLK = 1 MHz
D8	Icc write	Write current	_	_	3	mA	FCLK = 3 MHz, VCC = 5.5V
Do	ICC WITE	vviile current	_	500	_	μΑ	FCLK = 2 MHz, VCC = 2.5V
			_		1	mA	FCLK = 3 MHz, VCC = 5.5V
D9	Icc read	Read current	_	_	500	μΑ	FCLK = 2 MHz, VCC = 3.0V
			_	100	_	μΑ	FCLK = 2 MHz, VCC = 2.5V
D10	Iccs	Standby current	_		1	μА	I-Temp, CS = 0V ORG = DI = PE = Vss or Vcc (Note 2) (Note 3)
D10	1005	Standby current	_	_	5	μА	E-Temp, CS = 0V ORG = DI = PE = Vss or Vcc (Note 2) (Note 3)
D11	Vpor	Vcc voltage detect	_	1.5	_	٧	93AA76A/B/C, 93LC76A/B/C (Note 1)
			_	3.8		V	93C76A/B/C (Note 1)

Note 1: This parameter is periodically sampled and not 100% tested.

- 2: ORG and PE pins not available on 'A' or 'B' versions.
- 3: Ready/Busy status must be cleared from DO; see Section 3.4 "Data Out (DO)".

TABLE 1-2: AC CHARACTERISTICS

		oply over the specified herwise noted.	Industrial Extended			to +85°C, Vcc = +1.8V to 5.5V to +125°C, Vcc = +2.5V to 5.5V
Param. No.	Symbol	Parameter	Min	Max	Units	Conditions
			_	3	MHz	4.5V ≤ Vcc < 5.5V
A1	FCLK	Clock frequency	_	2	MHz	2.5V ≤ VCC < 4.5V
			_	1	MHz	1.8V ≤ Vcc < 2.5V
			200	_	ns	4.5V ≤ VCC < 5.5V
A2	Тскн	Clock high time	250	_	ns	2.5V ≤ VCC < 4.5V
			450	_	ns	1.8V ≤ VCC < 2.5V
			100	_	ns	4.5V ≤ VCC < 5.5V
A3	TCKL	Clock low time	200	_	ns	2.5V ≤ VCC < 4.5V
			450	_	ns	1.8V ≤ VCC < 2.5V
			50	_	ns	4.5V ≤ VCC < 5.5V
A4	Tcss	Chip Select setup time	100	_	ns	2.5V ≤ VCC < 4.5V
			250		ns	1.8V ≤ Vcc < 2.5V
A5	Тсѕн	Chip Select hold time	0	_	ns	1.8V ≤ Vcc < 5.5V
A6	TCSL	Chip Select low time	250	_	ns	1.8V ≤ VCC < 5.5V
			50	_	ns	4.5V ≤ VCC < 5.5V
A7	TDIS	Data input setup time	100	_	ns	2.5V ≤ VCC < 4.5V
			250	_	ns	1.8V ≤ VCC < 2.5V
			50		ns	4.5V ≤ Vcc < 5.5V
A8	TDIH	Data input hold time	100		ns	2.5V ≤ Vcc < 4.5V
			250	_	ns	1.8V ≤ VCC < 2.5V
			_	100	ns	4.5V ≤ Vcc < 5.5V, CL = 100 pF
A9	TPD	Data output delay time	_	250	ns	2.5V ≤ VCC < 4.5V, CL = 100 pF
			_	400	ns	1.8V ≤ Vcc < 2.5V, CL = 100 pF
A10	Tcz	Data output disable time		100	ns	4.5V ≤ Vcc < 5.5V (Note 1)
Α10	102	Data output disable time	_	200	ns	1.8V ≤ VCC < 4.5V (Note 1)
			_	200	ns	4.5V ≤ Vcc < 5.5V, CL = 100 pF
A11	Tsv	Status valid time	_	300	ns	2.5V ≤ Vcc < 4.5V, CL = 100 pF
				500	ns	1.8V ≤ Vcc < 2.5V, CL = 100 pF
A12	Twc			5	ms	Erase/Write mode (AA and LC versions)
A13	Twc	Program cycle time		2	ms	Erase/Write mode (93C versions)
A14	TEC	i rogram cycle line		6	ms	ERAL mode, 4.5V ≤ VCC ≤ 5.5V
A15	TWL			15	ms	WRAL mode, 4.5V ≤ VCC ≤ 5.5V
A16	_	Endurance	1M	_	cycles	+25°C, Vcc = 5.0V, (Note 2)

**Note 1:** This parameter is periodically sampled and not 100% tested.

<sup>2:</sup> This parameter is not tested but ensured by characterization.

FIGURE 1-1: SYNCHRONOUS DATA TIMING




TABLE 1-3: INSTRUCTION SET FOR X16 ORGANIZATION (93XX76B OR 93XX76C WITH ORG = 1)

Instruction	SB	Opcode		Address							Data In	Data Out	Req. CLK Cycles		
READ	1	10	Χ	A8	A7	A6	A5	A4	А3	A2	A1	Α0	_	D15-D0	29
EWEN	1	00	1	1	х	х	х	х	х	х	х	х	_	High-Z	13
ERASE	1	11	Х	A8	A7	A6	A5	A4	A3	A2	A1	Α0	_	(RDY/BSY)	13
ERAL	1	00	1	0	Х	Х	Х	Х	Х	Х	Х	Х	_	(RDY/BSY)	13
WRITE	1	01	Х	A8	A7	A6	A5	A4	A3	A2	A1	Α0	D15-D0	(RDY/BSY)	29
WRAL	1	00	0	1	х	х	х	х	х	х	х	х	D15-D0	(RDY/BSY)	29
EWDS	1	00	0	0	х	х	х	х	х	х	х	х	_	High-Z	13

TABLE 1-4: INSTRUCTION SET FOR X8 ORGANIZATION (93XX76A OR 93XX76C WITH ORG = 0)

Instruction	SB	Opcode		Address							Data In	Data Out	Req. CLK Cycles			
READ	1	10	Х	A9	A8	A7	A6	A5	A4	А3	A2	A1	Α0	_	D7-D0	22
EWEN	1	00	1	1	х	х	х	х	х	х	х	х	х	_	High-Z	14
ERASE	1	11	Х	A9	A8	A7	A6	A5	A4	А3	A2	A1	Α0	_	(RDY/BSY)	14
ERAL	1	00	1	0	х	х	х	х	х	х	х	х	х	_	(RDY/BSY)	14
WRITE	1	01	Х	A9	A8	A7	A6	A5	A4	A3	A2	A1	Α0	D7-D0	(RDY/BSY)	22
WRAL	1	00	0	1	х	х	х	х	х	х	х	х	х	D7-D0	(RDY/BSY)	22
EWDS	1	00	0	0	х	х	х	х	х	х	х	х	х	_	High-Z	14

#### 2.0 **FUNCTIONAL DESCRIPTION**

When the ORG pin (93XX76C) is connected to Vcc, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a High-Z state except when reading data from the device, or when checking the Ready/ Busy status during a programming operation. The Ready/Busy status can be verified during an Erase/ Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. DO will enter the High-Z state on the falling edge of CS.

#### 2.1 **Start Condition**

The Start bit is detected by the device if CS and DI are both high with respect to the positive edge of CLK for the first time.

Before a Start condition is detected, CS, CLK and DI may change in any combination (except to that of a Start condition), without resulting in any device operation (Read, Write, Erase, EWEN, EWDS, ERAL or WRAL). As soon as CS is high, the device is no longer in Standby mode.

An instruction following a Start condition will only be executed if the required opcode, address and data bits for any particular instruction are clocked in.

When preparing to transmit an instruction, either the CLK or DI signal levels must be at a logic low as CS is toggled active high.

#### 2.2 Data In/Data Out (DI/DO)

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation if A0 is a logic highlevel. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of the driver, the higher the voltage at the Data Out pin. In order to limit this current, a resistor should be connected between DI and DO.

#### 2.3 **Data Protection**

All modes of operation are inhibited when Vcc is below a typical voltage of 1.5V for '93AA' and '93LC' devices or 3.8V for '93C' devices.


The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

Note: For added protection, an EWDS command should be performed after every write operation and an external 10 k $\Omega$  pulldown protection resistor should be added to the CS pin.

After power-up the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before the initial ERASE or WRITE instruction can be executed.

Note: To prevent accidental writes to the array in the 93XX76C devices, set the PE pin to a

### **Block Diagram**



A/B devices.


#### 2.4 Erase

The ERASE instruction forces all data bits of the specified address to the logical '1' state. The rising edge of CLK before the last address bit initiates the write cycle.

The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been erased and the device is ready for another instruction.

**Note:** After the Erase cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

FIGURE 2-1: ERASE TIMING



### 2.5 Erase All (ERAL)


The Erase All (ERAL) instruction will erase the entire memory array to the logical '1' state. The ERAL cycle is identical to the erase cycle, except for the different opcode. The ERAL cycle is completely self-timed. The rising edge of CLK before the last data bit initiates the write cycle. Clocking of the CLK pin is not necessary after the device has entered the ERAL cycle.

The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TCSL).

**Note:** After the ERAL command is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

Vcc must be  $\geq$ 4.5V for proper operation of ERAL.

FIGURE 2-2: ERAL TIMING



# 2.6 Erase/Write Disable and Enable (EWDS/EWEN)

The 93XX76A/B/C powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction.

Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or VCC is removed from the device.

To protect against accidental data disturbance, the EWDS instruction can be used to disable all erase/write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

FIGURE 2-3: EWDS TIMING





FIGURE 2-4: EWEN TIMING




#### 2.7 Read

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 8-bit (If ORG pin is low or A-version devices) or 16-bit (If ORG pin is high or B-version devices) output string.

The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

FIGURE 2-5: READ TIMING



Note:


#### 2.8 Write

The WRITE instruction is followed by 8 bits (if ORG is low or A-version devices) or 16 bits (if ORG pin is high or B-version devices) of data which are written into the specified address. The self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit.

The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

Note: The write sequence requires a logic high signal on the PE pin prior to the rising edge of the last data bit.

After the Write cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.



### 2.9 Write All (WRAL)

The Write All (WRAL) instruction will write the entire memory array with the data specified in the command. The self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. Clocking of the CLK pin is not necessary after the device has entered the WRAL cycle. The WRAL command includes an automatic ERAL cycle for the device, so the WRAL instruction does not require an ERAL instruction. However, the chip must be in the EWEN status.


The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL).

**Note:** The write sequence requires a logic high signal on the PE pin prior to the rising edge of the last data bit.

**Note:** After the Write All cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

Vcc must be  $\geq$ 4.5V for proper operation of WRAL.

#### FIGURE 2-7: WRAL TIMING



### 3.0 PIN DESCRIPTIONS

TABLE 3-1: PIN DESCRIPTIONS

Name	PDIP	SOIC	TSSOP	MSOP	DFN <sup>(1)</sup>	TDFN <sup>(1)</sup>	SOT-23	Function
CS	1	1	1	1	1	1	5	Chip Select
CLK	2	2	2	2	2	2	4	Serial Clock
DI	3	3	3	3	3	3	3	Data In
DO	4	4	4	4	4	4	1	Data Out
Vss	5	5	5	5	5	5	2	Ground
ORG	6	6	6	6	6	6	_	Organization/ 93XX76C only
PE	7	7	7	7	7	7	_	Program Enable/ 93XX76C only
Vcc	8	8	8	8	8	8	6	Power Supply

Note 1: The exposed pad on the DFN/TDFN package may be connected to Vss or left floating.

### 3.1 Chip Select (CS)

A high level selects the device; a low level deselects the device and forces it into Standby mode. However, a programming cycle that is already in progress will be completed, regardless of the Chip Select (CS) input signal. If CS is brought low during a program cycle, the device will go into Standby mode as soon as the programming cycle is completed.

CS must be low for 250 ns minimum (TCSL) between consecutive instructions. If CS is low, the internal control logic is held in a Reset status.

### 3.2 Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a host device and the 93XX series device. Opcodes, address and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at high or low-level) and can be continued anytime with respect to Clock High Time (TCKH) and Clock Low Time (TCKL). This gives the controlling host freedom in preparing opcode, address and data.

CLK is a "don't care" if CS is low (device deselected). If CS is high, but the Start condition has not been detected (DI = 0), any number of clock cycles can be received by the device without changing its status (i.e., waiting for a Start condition).

CLK cycles are not required during the self-timed write (i.e., auto erase/write) cycle.

After detection of a Start condition the specified number of clock cycles (respectively, low-to-high transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address and

data bits before an instruction is executed. CLK and DI then become "don't care" inputs waiting for a new Start condition to be detected.

### 3.3 Data In (DI)

Data In (DI) is used to clock in a Start bit, opcode, address and data synchronously with the CLK input.

### 3.4 Data Out (DO)

Data Out (DO) is used in the Read mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides Ready/Busy status information during erase and write cycles. Ready/Busy status information is available on the DO pin if CS is brought high after being low for minimum Chip Select Low Time (TCSL) and an erase or write operation has been initiated.

The Status signal is not available on DO, if CS is held low during the entire erase or write cycle. In this case, DO is in the High-Z mode. If status is checked after the erase/write cycle, the data line will be high to indicate the device is ready.

Note: After a programming cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

#### 3.5 Organization (ORG)

When the ORG pin is connected to Vcc or logic high, the (x16) memory organization is selected. When the ORG pin is tied to Vss or logic low, the (x8) memory organization is selected. For proper operation, ORG must be tied to a valid logic level.


93XX76A devices are always (x8) organization and 93XX76B devices are always (x16) organization.

### 3.6 Program Enable (PE)

This pin allows the user to enable or disable the ability to write data to the memory array. If the PE pin is tied to Vcc, the device can be programmed. If the PE pin is tied to Vss, programming will be inhibited. This pin cannot be floated – it must be tied to Vcc or Vss. PE is not available on 93XX76A or 93XX76B. On those devices, programming is always enabled.

### 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information



		1st Line Marking Codes											
Part Number	TSSOP	MSOP	son	Г-23	DF	N	TDFN						
		IVISOP	I Temp.	E Temp.	I Temp.	E Temp.	I Temp.	E Temp.					
93AA76A	A76A	3A76AT	4BNN	_	_	_	_	_					
93AA76B	A76B	3A76BT	4LNN	_	_	_	_	_					
93AA76C	A76C	3A76CT	_	_	3B1	_	EB1	_					
93LC76A	L76A	3L76AT	4ENN	4FNN	_	_	_	_					
93LC76B	L76B	3L76BT	4PNN	4RNN	_	_	_	_					
93LC76C	L76C	3L76CT	_	_	3B4	_	EB4	EB5					
93C76A	C76A	3C76AT	4HNN	4JNN	_	_	_	_					
93C76B	C76B	3C76BT	4TNN	4UNN	_			_					
93C76C	C76C	3C76CT	_	_	3B7	_	EB7	EB8					

Legend: XX...X Part number or part number code

Temperature (I, E)

Year code (last digit of calendar year) Year code (last 2 digits of calendar year) ΥY WW Week code (week of January 1 is week '01')

Alphanumeric traceability code (2 characters for small packages) NNN

RoHS-compliant JEDEC® designator for Matte Tin (Sn) (e3)

For very small packages with no room for the RoHS-compliant JEDEC® Note:

designator (e3), the marking will only appear on the outer carton or reel label.


In the event the full Microchip part number cannot be marked on one line, it will Note:

be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

### 8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111-MS Rev D Sheet 1 of 2

### 8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX		
Number of Terminals	N		8			
Pitch	е		0.65 BSC			
Overall Height	А	_	_	1.10		
Standoff	A1	0.00	_	0.15		
Molded Package Thickness	A2	0.75	0.85	0.95		
Overall Length	D		3.00 BSC			
Overall Width	E		4.90 BSC			
Molded Package Width	E1		3.00 BSC			
Terminal Width	b	0.22	_	0.40		
Terminal Thickness	С	0.08	_	0.23		
Terminal Length	L	0.40	0.60	0.80		
Footprint	L1		0.95 REF			
Lead Bend Radius	R	0.07	_	_		
Lead Bend Radius	R1	0.07	_	_		
Foot Angle	θ	0°	_	8°		
Mold Draft Angle	θ1	5°	_	15°		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-MS Rev D Sheet 2 of 2

### 8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	С		4.40	
Contact Pad Width (X8)	Х			0.45
Contact Pad Length (X8)	Υ			1.45
Contact Pad to Contact Pad (X4)	G1	2.95		
Contact Pad to Contact Pad (X6)	GX	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2111-MS Rev D

### 6-Lead Plastic Small Outline Transistor (OT) [SOT-23]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-028D (OT) Sheet 1 of 2

### 6-Lead Plastic Small Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Leads	N		6			
Pitch	е		0.95 BSC			
Outside lead pitch	e1		1.90 BSC			
Overall Height	Α	0.90	-	1.45		
Molded Package Thickness	A2	0.89	1.15	1.30		
Standoff	A1	0.00	1	0.15		
Overall Width	Е	2.80 BSC				
Molded Package Width	E1		1.60 BSC			
Overall Length	D		2.90 BSC			
Foot Length	L	0.30	0.45	0.60		
Footprint	L1		0.60 REF			
Foot Angle	ф	0°	-	10°		
Lead Thickness	С	0.08	-	0.26		
Lead Width	b	0.20	-	0.51		

### Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-028D (OT) Sheet 2 of 2

### 6-Lead Plastic Small Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е			
Contact Pad Spacing	С		2.80	
Contact Pad Width (X3)	Х			0.60
Contact Pad Length (X3)	Υ			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028D (OT)

### 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-018-P Rev F Sheet 1 of 2

### 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# ALTERNATE LEAD DESIGN (NOTE 5)



		INCHES				
Dimensio	n Limits	MIN	NOM	MAX		
Number of Pins	N		8			
Pitch	е		.100 BSC			
Top to Seating Plane	Α		-	.210		
Molded Package Thickness	A2	.115 .130 .1				
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.290	.325			
Molded Package Width	E1	.240	.250	.280		
Overall Length	D	.348	.365	.400		
Tip to Seating Plane	L	.115	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.040	.060	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eВ	-	-	.430		

#### Notes:


Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev F Sheet 2 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev J Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N		8			
Pitch	е		1.27 BSC			
Overall Height	Α	Í	ı	1.75		
Molded Package Thickness	A2	1.25	-	-		
Standoff §	A1	0.10	-	0.25		
Overall Width	Е		6.00 BSC			
Molded Package Width	E1	3.90 BSC				
Overall Length	D	4.90 BSC				
Chamfer (Optional)	h	0.25	1	0.50		
Foot Length	L	0.40	1	1.27		
Footprint	L1	1.04 REF				
Lead Thickness	С	0.17	1	0.25		
Lead Width	b	0.31	ı	0.51		
Lead Bend Radius	R	0.07	ı	_		
Lead Bend Radius	R1	0.07	-	_		
Foot Angle	θ	0°	-	8°		
Mold Draft Angle	θ1	5°	_	15°		
Lead Angle	θ2	0°	_	8°		


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M  $\,$ 
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev J Sheet 2 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	N	IILLIMETER:	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

#### Notes:

Note:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev J

### 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2

### 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Dimension Limits				
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	-	
Overall Width	Е		6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50	
Overall Length	D	2.90	3.00	3.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	$\varphi$	0°	4°	8°	
Lead Width	b	0.19	-	0.30	

### Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M  $\,$


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2

### 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Units	N	<b>MILLIMETER</b>	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		5.80	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.50
Contact Pad to Center Pad (X6)	G1	0.20		


#### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B

### 8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-123 Rev E Sheet 1 of 2

### 8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	/ILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	A 0.80 0.90			
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3 0.20 REF				
Overall Length	D	D 2.00 BSC			
Exposed Pad Length	D2	1.30	-	1.55	
Overall Width	E		3.00 BSC		
Exposed Pad Width	E2	1.50	-	1.75	
Terminal Width	b	0.20	0.25	0.30	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	K	0.20	-	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123 Rev E Sheet 2 of 2

### 8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	N	IILLIMETER:	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			1.55
Optional Center Pad Length	Y2			1.75
Contact Pad Spacing	С		3.00	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	


#### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2123 Rev E

# 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MN Rev E Sheet 1 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.70	0.75	0.80
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	2.00 BSC		
Overall Width	Е		3.00 BSC	
Exposed Pad Length	D2	1.35	1.40	1.45
Exposed Pad Width	E2	1.25	1.30	1.35
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.25	0.30	0.45
Contact-to-Exposed Pad	K	0.20	-	-

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 2 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX	
Contact Pitch	Е		0.50 BSC		
Optional Center Pad Width	X2			1.60	
Optional Center Pad Length	Y2			1.50	
Contact Pad Spacing	С		2.90		
Contact Pad Width (X8)	X1			0.25	
Contact Pad Length (X8)	Y1			0.85	
Thermal Via Diameter	V		0.30		
Thermal Via Pitch	EV		1.00		

#### Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MN Rev. B

#### APPENDIX A: REVISION HISTORY

#### **Revision N (06/2022)**

Replaced terminology "Master" and "Slave" with "Host" and "Client" respectively. Updated PDIP, SOIC, TSSOP, MSOP, SOT-23, DFN and TDFN package drawings. Added Automotive Product Identification System.

#### **Revision M (04/2012)**

Revised Device Selection Table; Added Note to Package Types Diagram; Revised Marking Codes Table; Revised Product ID System.

### **Revision L (01/2012)**

Added TDFN package.

#### **Revision K (5/2008)**

Revised Figures 2-1, 2-2, 2-6 and 2-7; Revised Package Marking Information; Replaced Package Drawings.

### **Revision J (10/2007)**

Revised Device Selection Table; Revised Pin Function Table; Revised Package Types; Revised Table 3-1; Replaced Package Drawings; Revised Product ID System.

### Revision H (11/2006)

Updated Package Drawings.

#### **Revision G (09/2006)**

Revised note in Sections 2.8 and 2.9. Replaced DFN package drawing.

### Revision F (04/2005)

Added notes throughout.

#### **Revision E (03/2005)**

Added DFN package.

### **Revision D (02/2004)**

Corrections to Device Selection Table, Table 1-1, Table 1-2, Section 2.4, Section 2.5, Section 2.8 and Section 2.9. Added note to Figure 2-7.

### **Revision C (12/2003)**

Corrections to Section 1.0, Electrical Characteristics. Section 4.1, 6-Lead SOT-23 package to OT.

### **Revision B (07/2003)**

### Revision A (05/2003)

Initial Release.

### THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

### PRODUCT IDENTIFICATION SYSTEM (NON-AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office..

PART NO.	<u>X</u> <sup>(1)</sup>		<u>-X</u>	<u>/XX</u>		Exan	nples:
 Device T		Reel	   Temperature   Range	 Package		a)	93AA76C-I/P: 8-Kbit, 1024x8 or 512x16, 1.8\ Serial EEPROM, Industrial Temperature, PDIF package
					1	b)	93AA76AT-I/OT: 8-Kbit, 1024x8, 1.8V Seria
Device:	93AA7	'6B:	8-Kbit 1.8V Micro 8-Kbit 1.8V Micro	wire Serial EEPR	OM (x16)	•	EEPROM, Industrial Temperature, Tape an Reel, SOT-23 package
	93AA7	'6C:	8-Kbit 1.8V Micro	wire Serial EEPR	OM w/ORG	c)	93AA76CT-I/MS: 8-Kbit, 1024x8 or 512x16
	93LC7	6B:	8-Kbit 2.5V Micro 8-Kbit 2.5V Micro 8-Kbit 2.5V Micro	wire Serial EEPR	OM (x16)		1.8V Serial EEPROM, Industrial Temperature Tape and Reel, MSOP package
	30207	00.	O-ROIL 2.0 V WIGIO	Wile Genal EEI 1	OW W/ORG	a)	93LC76C-I/ST: 8-Kbit, 1024x8 or 512x16, 2.5
	93C76 93C76		8-Kbit 5.0V Micro 8-Kbit 5.0V Micro			,	Serial EEPROM, Industrial Temperature TSSOP package
	93C76	C:	8-Kbit 5.0V Micro	wire Serial EEPR	OM w/ORG	b)	93LC76BT-I/OT: 8-Kbit, 512x16, 2.5V Seri. EEPROM, Industrial Temperature, Tape an Reel, SOT-23 package
Tape and Reel:	Blank T	=	Standard pinou Tape and Reel <sup>(</sup>			c)	93LC76CT-E/MNY: 8-Kbit, 1024x8 or 512x10 2.5V Serial EEPROM, Extended Temperature Tape and Reel, TDFN package
Temperature Rang	e: I	=	-40°C to +85°C	(Industrial)			
	Е	=	-40°C to +125°	C (Extended)		a)	93C76C-I/MS: 8-Kbit, 1024x8 or 512x16, 5.0 Serial EEPROM, Industrial Temperature MSOP package
Package:	MS	=	Plastic Micro S	mall Outline - 8-le	ead (MSOP)	b)	93C76AT-I/OT: 8-Kbit, 1024x8, 5.0V Seria
_	ОТ	=	(SOT-23) (Tape	outline Transistor - e and Reel only)		-,	EEPROM, Industrial Temperature, Tape an Reel, SOT-23 package
	Р	=		Line - 300 mil Bo	dy,		
	SN	=	8-lead (PDIP) Plastic Small O 8-lead (SOIC)	outline - Narrow, 3	.90 mm,	Note	1: Tape and Reel identifier only appears the catalog part number description. identifier is used for ordering purpose
	ST	=	Plastic Thin Śh	rink Small Outline	e - 4.4 mm,		and is not printed on the device packa
	MC	=		at, No lead - 2x3x	0.9 mm		Check with your Microchip Sales Office for package availability with the Tape
	MNY <sup>(2</sup>	)=		oFN) at, No Lead - 2x3: DFN) (Tape and			Reel option.  2: "Y" indicates a Nickel Palladium Gold (NiPdAu) finish.

### PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office..

PART NO.	<u>X</u> (1)		<u>-X</u> /XX XXX <sup>(2,3)</sup>
Device Tap	e and F	Reel	Temperature Package Variant Range
Device:	93AA7	6B:	8-Kbit 1.8V Microwire Serial EEPROM (x8) 8-Kbit 1.8V Microwire Serial EEPROM (x16) 8-Kbit 1.8V Microwire Serial EEPROM w/ORG
	93LC7	6B:	8-Kbit 2.5V Microwire Serial EEPROM (x8) 8-Kbit 2.5V Microwire Serial EEPROM (x16) 8-Kbit 2.5V Microwire Serial EEPROM w/ORG
	93C76 93C76 93C76	B:	
Tape and Reel:	Blank T	= =	Standard pinout Tape and Reel <sup>(1)</sup>
Temperature Range:	I E	= =	-40°C to +85°C (AEC-Q100 Grade 3) -40°C to +125°C (AEC-Q100 Grade 1)
Package:	MS OT SN	= =	Plastic Micro Small Outline - 8-lead (MSOP) Plastic Small Outline Transistor - 6-lead (SOT-23) (Tape and Reel only) Plastic Small Outline - Narrow, 3.90 mm,
	ST	=	8-lead (SOIC) Plastic Thin Shrink Small Outline - 4.4 mm, 8-lead (TSSOP)
Variant <sup>(2,3)</sup> :	15KVA 15KVX		Standard Automotive, 15K Process Customer-Specific Automotive, 15K Process

#### Examples:

- a) 93AA76CT-I/MS15KVAO: 8-Kbit, 2048x8 or 1024x16, 1.8V Serial EEPROM, Tape and Reel, Automotive Grade 3, MSOP package
- b) 93AA76BT-I/MS15KVAO: 8-Kbit, 1024x16, 1.8V Serial EEPROM, Tape and Reel, Automotive Grade 3, MSOP package
- a) 93LC76CT-I/SN15KVAO: 8-Kbit, 2048x8 or 1024x16, 2.5V Serial EEPROM, Tape and Reel, Automotive Grade 3, SOIC package
- b) 93LC76AT-E/SN15KVAO: 8-Kbit, 2048x8, 2.5V Serial EEPROM, Tape and Reel, Automotive Grade 1, SOIC package
- a) 93C76CT-E/SN15KVAO: 8-Kbit, 2048x8 or 1024x16, 5.0V Serial EEPROM, Tape and Reel, Automotive Grade 1, SOIC package
- Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
  - 2: The VAO/VXX automotive variants have been designed, manufactured, tested and qualified in accordance with AEC-Q100 requirements for automotive applications.
    - For customers requesting a PPAP, a customer-specific part number will be generated and provided. A PPAP is not provided for VAO part numbers.

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">https://www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, Bes Time, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach. Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-0594-2



### Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Tel: 281-894-5983 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

**India - Pune** Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829 Finland - Espoo

Tel: 358-9-4520-820 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

**Italy - Milan** Tel: 39-0331-742611

Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820