

93L00

4-Bit Universal Shift Register


General Description

The 93L00 is a 4-bit universal shift register. As a high speed multifunctional sequential logic block, it is useful in a wide variety of register and counter applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers.

Features

- Asynchronous master reset
- J, $\bar{K}$ inputs to first stage


Connection Diagram



TL/F/9576-1

Order Number 93L00DMQB or 93L00FMQB
See NS Package Number J16A or W16A

Logic Symbol



TL/F/9576-2

Pin Names	Description
$\bar{P}E$	Parallel Enable Input (Active LOW)
P0–P3	Parallel Inputs
J	First Stage J Input (Active HIGH)
$\bar{K}$	First Stage K Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
$\bar{M}R$	Master Reset Input
Q0–Q3	Parallel Outputs
$\bar{Q}3$	Complementary Last Stage Output

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range
MIL –65°C to +125°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	93L00 (MIL)			Units
		Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	V
I _{OH}	High Level Output Voltage			–0.4	mA
I _{OL}	Low Level Output Current			4.8	mA
T _A	Free Air Operating Temperature	–55		125	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW, J, $\bar{K}$ and P0–P3 to CP	60 60			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW, J, $\bar{K}$ and P0–P3 to CP	0 0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW, $\bar{PE}$ to CP	68 68			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW, $\bar{PE}$ to CP	0 0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	38 38			ns
t _w (L)	$\bar{MR}$ Pulse Width LOW	53			ns
t _{rec}	Recovery Time, $\bar{MR}$ to CP	70			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -10 \text{ mA}$			-1.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	2.4	3.4		V
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{IH} = \text{Min}, V_{IL} = \text{Max}$			0.3	V
I_I	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4\text{V}$	Inputs		20	μA
			CP		40	
			$\overline{\text{PE}}$		46	
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.3\text{V}$	Inputs		-400	μA
			CP		-800	
			$\overline{\text{PE}}$		-920	
I_{OS}	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 2)	-2.5		-25	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$			23	mA

Note 1: All typicals are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

$V_{CC} = +5.0\text{V}$, $T_A = +25^\circ\text{C}$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	93L		Units
		C _L = 15 pF		
		Min	Max	
f _{max}	Maximum Shift Frequency	10		MHz
t _{PLH}	Propagation Delay		35	ns
t _{PHL}	CP to Q _n		51	
t _{PHL}	Propagation Delay, $\overline{\text{MR}}$ to Q _n		60	ns

Functional Description

The Logic Diagrams and Truth Table indicate the functional characteristics of the 93L00 4-bit shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers.

The 93L00 has two primary modes of operation, shift right ($Q0 \rightarrow Q1$) and parallel load, which are controlled by the state of the Parallel Enable ($\overline{PE}$) input. When the $\overline{PE}$ input is HIGH, serial data enters the first flip-flop $Q0$ via the J and $\overline{K}$ inputs and is shifted one bit in the direction $Q0 \rightarrow Q1 \rightarrow Q2 \rightarrow Q3$ following each LOW-to-HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D-type input for general applications by tying the two pins together.

When the $\overline{PE}$ input is LOW, the 93L00 appears as four common clocked D flip-flops. The data on the parallel inputs $P0-P3$ is transferred to the respective $Q0-Q3$ outputs following the LOW-to-HIGH clock transition. Shift left operation ($Q3 \rightarrow Q2$) can be achieved by tying the Qn outputs to the $Pn-1$ inputs and holding the $\overline{PE}$ input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW-to-HIGH clock transition. Since the 93L00 utilizes edge triggering, there is no restriction on the activity of the J, K, Pn and $\overline{PE}$ inputs for logic operation—except for the setup and release time requirements. A LOW on the asynchronous Master Reset ($\overline{MR}$) input sets all Q outputs LOW, independent of any other input condition.

Truth Table

Operating Mode	Inputs ($\overline{MR} = H$)							Outputs @ t_{n+1}				
	$\overline{PE}$	J	$\overline{K}$	P0	P1	P2	P3	Q0	Q1	Q2	Q3	$\overline{Q3}$
Shift Mode	H	L	L	X	X	X	X	L	Q0	Q1	Q2	$\overline{Q2}$
	H	L	H	X	X	X	X	Q0	Q0	Q1	Q2	$\overline{Q2}$
	H	H	L	X	X	X	X	$\overline{Q0}$	Q0	Q1	Q2	$\overline{Q2}$
	H	H	H	X	X	X	X	H	Q0	Q1	Q2	$\overline{Q2}$
Parallel Entry Mode	L	X	X	L	L	L	L	L	L	L	L	H
	L	X	X	H	H	H	H	H	H	H	H	L


* t_{n+1} = Indicates state after next LOW-to-HIGH clock transition.

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Logic Diagram




Physical Dimensions inches (millimeters)



16-Lead Ceramic Dual-In-Line Package (J)
Order Number 93L00DMQB
NS Package Number J16A

Physical Dimensions inches (millimeters) (Continued)



16-Lead Ceramic Flat Package (W)
Order Number 93L00FMQB
NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 1111 West Bardin Road
 Arlington, TX 76017
 Tel: 1(800) 272-9959
 Fax: 1(800) 737-7018

National Semiconductor Europe
 Fax: (+49) 0-180-530 85 86
 Email: cnjwge@tevm2.nsc.com
 Deutsch Tel: (+49) 0-180-530 85 85
 English Tel: (+49) 0-180-532 78 32
 Français Tel: (+49) 0-180-532 93 58
 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
 19th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
 Tel: 81-043-299-2309
 Fax: 81-043-299-2408