

A Schlumberger Company

93422

# 93L422 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

## Description

The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93L422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.


- Commercial Address Access Time 93L422 — 60 ns Max 93L422A — 45 ns Max
- Military Address Access Time 93L422 — 75 ns Max 93L422A — 55 ns Max
- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation 0.25 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Address Inputs


# Pin Names

D <sub>0</sub> -D <sub>3</sub>	Data Inputs
CS <sub>1</sub>	Chip Select Input (Active LOW)
CS <sub>2</sub>	Chip Select Input (Active HIGH)
WE	Write Enable Input (Active LOW)
ŌĒ	Output Enable Input (Active LOW)
00-02	Data Outputs


## Logic Symbol




## Connection Diagrams 22-Pin DIP (Top View)




### 24-Pin Flatpak (Top View)



### 24-Pin Leadless Chip Carrier (i op View)



## Logic Diagram



#### **Functional Description**

The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A<sub>0</sub> through A<sub>7</sub>.

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{WE}$ ) input. When  $\overline{WE}$  is

held LOW and the chip is selected, the data at  $D_0-D_3$  is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the outputs  $(O_0-O_3)$ .

The 93L422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

## **Truth Table**

Inputs				Outputs	
ŌĒ	ĊS₁	CS <sub>2</sub>	WE	3-State	Mode
x	н	Х	Х	HIGH Z	Not Selected
X	×	L	X	HIGH Z	Not Selected
L	L	Н	Н	D <sub>OUT</sub>	READ
X	L	Н	Ł	HIGH Z	WRITE
Н	х	X	x	HIGH Z	Output Disabled

H = HIGH Voltage Level (2.4 V)

# DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition		
VoL	Output LOW Voltage		0.3	0.45	٧	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		
ViH	Input HIGH Voltage	2.1	1.6		٧	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>		
VIL	Input LOW Voltage		1.5	0.8	٧	Guaranteed Input LOW Voltage for All Inputs 5		
Voh	Output HIGH Voltage	2.4		_	V	$V_{CC} = Min, I_{OH} = -5.2 \text{ mA}$		
lı <u>.</u>	Input LOW Current		-150	-300	μА	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4 V		
TiH	Input HIGH Current		1.0	40	μА	V <sub>CC</sub> = Max, V <sub>IN</sub> = 4.5 V		
I <sub>IHB</sub>	Input Breakdown Current			1.0	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = V <sub>CC</sub>		
V <sub>IC</sub>	Input Diode Clamp Voltage		-1.0	-1.5	v	V <sub>CC</sub> = Max, I <sub>IN</sub> = -10 mA		
I <sub>OZH</sub>	Output Current (HIGH Z)			50 -50	μA	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 2.4 V V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0.5 V		
los	Output Current Short Circuit to Ground	-10		-70	mA	V <sub>CC</sub> = Max, Note 3		
Icc	Power Supply Current			80 90	mA	Commercial Military	V <sub>CC</sub> = Max All Inputs GND All Outputs Open	

# Notes

- 1. Typical values are at V  $_{\text{CC}}$  = 5.0 V.  $T_{C}$  = +25°C and maximum loading.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern
- 3 Short circuit to ground not to exceed one second
- 4  $t_W$  measured at  $t_{WSA}$  = Min  $t_{WSA}$  measured at  $t_W$  = Min
- 5 Static condition only

L = LOW Voltage Level ( 5 V)

X = Don't Care (HIGH or LOW)

High Z = High-Impedance

Commercial

AC Performance Characteristics:  $V_{CC} = 5.0 \text{ V} \pm 5\%$ , GND = 0 V.  $T_{C} = 0^{\circ}$  C to  $+75^{\circ}$  C

		A		Std			
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
	Read Timing					_	
tacs	Chip Select Access Time		30		35	ns	
tzncs	Chip Select to HIGH Z	1	30	1	35	ns	
tAOS	Output Enable Access Time		30		35	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		30	l	35	ns	
taa _	Address Access Time <sup>2</sup>		45	L	60	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing 4	30		45		ns	
twsp	Data Setup Time Prior to Write	5		5		ns	
twhD	Data Hold Time after Write	5		5	'	ns	
twsa	Address Setup Time Prior to Write 4	5	ľ	5		ns	Figure 4
twha	Address Hold Time after Write	5		5		ns	_
twscs	Chip Select Setup Time Prior to Write	5		5		ns	
twncs	Chip Select Hold Time after Write	5		5		ns	
tzws	Write Enable to HIGH Z		35		40	ns	
twR	Write Recovery Time		40		45	ns	


# Military


AC Performance Characteristics:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ , GND = 0 V,  $T_{C} = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ 

		A		Std			
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
	Read Timing						
tACS	Chip Select Access Time		40		45	ns	
tzrcs	Chip Select to HIGH Z	1	40		45	ns	
taos	Output Enable Access Time	)	40	j	45	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		40		45	ns	
taa	Address Access Time <sup>2</sup>		55		75	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing 4	40		55		ns	
twsp	Data Setup Time Prior to Write	5		5		ns	
twnp	Data Hold Time after Write	5		5		ns	
twsa	Address Setup Time Prior to Write <sup>4</sup>	5		5		ns	Figure 4
twha	Address Hold Time after Write	5		5		ns	
twscs	Chip Select Setup Time Prior to Write	5	i	5		ns	
twncs	Chip Select Hold Time after Write	5		5		ns	
tzws	Write Enable to HIGH Z	1	45	1	45	ns	
twn	Write Recovery Time		50		50	ns	

Notes on preceding page

Fig. 1 AC Test Output Load





\*Includes jig and probe capacitance

Note: Load A is used for all production testing.

Fig. 2 AC Test Input Levels






Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Address



# 3b Read Mode Propagation Delay from Chip Select



## 3c Read Mode Propagation Delay from Output Enable





Fig. 4 Write Mode Timing CHIP SELECTS 50% CS1, CS2 ADDRESS 50% A0-A7 DATA IN 50% D<sub>0</sub>-D<sub>3</sub> WRITE ENABLE 50% **tw**HCS LOAD B 50% DATA OUTPUTS O<sub>0</sub>-O<sub>3</sub> HIGH Z 50% LOAD A Notes

- Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
- 2 Input voltage levels for worst case AC test are 3 0:0 0 V.

## **Ordering Information**



# Speed Selection

Blank = Standard Speed A = 'A' Grade

### Packages and Outlines (See Section 9)

D = Ceramic DIP

F = Flatpak

L = Leadless Chip Carrier

P = Plastic DIP

## Temperature Range

 $C = 0^{\circ}C \text{ to } + 75^{\circ}C$  $M = -55^{\circ}C \text{ to } + 125^{\circ}C$ 

# Optional Processing

QB = Mil Std 883

Method 5004 and 5005, Level B QR = Commercial Device with

160 Hour Burn In or Equivalent