## **General Description**

The 9DBL04x3 devices are 3.3V members of IDT's Full-Featured PCIe clock family. They support PCIe Gen1-4 Common Clock (CC) architectures and also support NVLINK applications. The 9DBL04x3 parts have a Loss of Signal (LOS) indicator to support fault-tolerant, high reliability systems.

# **Recommended Application**

PCIe Gen1-4 and NVLINK clock distribution for Riser Cards, Storage, Networking, JBOD, Communications, Access Points

# **Output Features**


- Loss Of Signal (LOS) open drain output
- 4 1-200 MHz Low-Power (LP) HCSL DIF pairs
  - 9DBL0443 default Zout = 100Ω
  - 9DBL0453 default Zout = 85Ω
- Easy AC-coupling to other logic families, see IDT application note <u>AN-891</u>.

# **Key Specifications**

- PCIe Gen1-4 CC compliant in ZDB or fanout buffer mode
- Supports NVLINK at 156.25M in ZDB or fanout buffer mode
- DIF cycle-to-cycle jitter <50ps</li>
- DIF output-to-output skew < 50ps</li>
- Bypass mode additive phase jitter is 0 ps typical rms for PCIe
- Bypass mode additive phase jitter 160fs rms typ. @ 156.25M (1.5M to 10M)


## Features/Benefits

- LOS indicator signals loss of input clock; adds fault tolerance, eases system diagnostics
- Direct connection to 100Ω (xx43) or 85Ω (xx53) transmission lines; saves 8 resistors compared to standard PCIe devices
- 134mW typical power consumption in PLL mode; eliminates thermal concerns
- OE# pin for each DIF output; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- Outputs blocked until PLL is locked; clean system start-up
- Pin/SMBus selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Device contains default configuration; SMBus interface not required for device operation
- 3 selectable SMBus addresses; multiple devices can easily share an SMBus segment
- SMBus-selectable features allows optimization to customer requirements:
  - control input polarity
  - control input pull up/downs
  - slew rate for each output
  - differential output amplitude
  - output impedance for each output
- Contact IDT for quick-turn customization of SMBus defaults; allows exact optimization to customer requirements
- Space saving 32-pin 5 × 5mm VFQFPN; minimal board space



# Block Diagram

## **Pin Configuration**



32-pin VFQFPN, 5x5 mm, 0.5mm pitch

 ^ prefix indicates internal 120KOhm pull up resistor
 ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)

v prefix indicates internal 120KOhm pull down resistor

## **Power Management Table**

CKPWRGD PD#	CLK_IN	SMBus	OEx# Pin	DIFx/D	PLL	
	OLK_IN	OE bit		True O/P	Comp. O/P	FLL
0	Х	Х	Х	Low <sup>1</sup>	Low <sup>1</sup>	Off
1	Running	1	0	Running	Running	On <sup>3</sup>
1	Running	1	1	Disabled <sup>1</sup>	Disabled <sup>1</sup>	On <sup>3</sup>
1	Running	0	Х	Disabled <sup>1</sup>	Disabled <sup>1</sup>	On <sup>3</sup>

1. The output state is set by B11[1:0] (Low/Low default)

2. Input polarities defined as default values for xx43/xx53 devices.

3. If Bypass mode is selected, the PLL will be off, and outputs will be running.

## **SMBus Address Selection Table**

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	М	1101100	х
CRFWRGD_FD#	1	1101101	х

Note: If not using CKPWRGD (CKPWRGD tied to VDD3.3), all 3.3V VDD need to transition from 2.1V to 3.135V in <300µsec.

## PLL Operating Mode Table

HiBW_BypM_ LoBW#	MODE	Byte1 [7:6] Readback	Byte1 [4:3] Control
0	PLL Lo BW	00	00
М	Bypass	01	01
1	PLL Hi BW	11	11

## **Power Connections**

Pin Nur	nber	Description			
VDD	GND	-			
4	33	Input receiver analog			
11	8	Digital Power			
15, 25	33	DIF outputs			
20	33	PLL Analog			

# **Pin Descriptions**

Pin #	Pin Name	Туре	Description
1	^vHIBW_BYPM_LOBW#	LATCHED IN	Tri-level input to select High BW, Bypass or Low BW mode. This pin is biased to VDD/2 (Bypass mode) with internal pull up/pull down resistors. See PLL Operating Mode Table for Details.
2	FB_DNC	DNC	True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.
3	FB_DNC#	DNC	Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.
4	VDDR3.3	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.
5	CLK_IN	IN	True Input for differential reference clock.
6	CLK_IN#	IN	Complementary Input for differential reference clock.
7	NC	N/A	No Connection.
8	GNDDIG	GND	Ground pin for digital circuitry
9	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
10	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
11	VDDDIG3.3	PWR	3.3V digital power (dirty power)
12	vOE0#	IN	Active low input for enabling output 0. This pin has an internal 120kohm pull-down. 1 =disable outputs, 0 = enable outputs
13	DIF0	OUT	Differential true clock output
14	DIF0#	OUT	Differential Complementary clock output
15	VDDO3.3	PWR	Power supply for outputs, nominal 3.3V.
16	NC	N/A	No Connection.
17	DIF1	OUT	Differential true clock output
18	DIF1#	OUT	Differential Complementary clock output
			Active low input for enabling output 1. This pin has an internal 120kohm pull-down.
19	vOE1#	IN	1 =disable outputs, 0 = enable outputs
20	VDDA3.3	PWR	3.3V power for the PLL core.
	100,000		Output indicating Loss of Input Signal. This pin is an open drain output and requires an external pull up
21	LOS	OPEN DRAIN	resistor for proper functionality. The pin is normally pulled low and goes high when the input clock is not
		OUT	present
22	DIF2	OUT	Differential true clock output
23	DIF2#	OUT	Differential Complementary clock output
-			Active low input for enabling output 2. This pin has an internal 120kohm pull-down.
24	vOE2#	IN	1 =disable outputs, 0 = enable outputs
25	VDDO3.3	PWR	
	NC	N/A	Power supply for outputs,nominal 3.3V. No Connection.
20	DIF3	OUT	Differential true clock output
28	DIF3#	OUT	Differential Complementary clock output
20	DIF J#	001	Active low input for enabling output 3. This pin has an internal 120kohm pull-down.
	vOE3#	IN	1 =disable outputs, 0 = enable outputs
30	NC	N/A	No Connection.
31	^CKPWRGD_PD#	IN	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal 120kohm pull-up resistor.
32	^SADR_tri	LATCHED IN	Tri-level latch to select SMBus Address. It has an internal 120kohm pull up resistor. See SMBus Address Selection Table.
33	epad	GND	connect epad to ground.
	epau DNC indicates Do Not Co		

NOTE: DNC indicates Do Not Connect anything to this pin.

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DBL04x3. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	VDDx				4.6	V	1,2
Input Voltage	V <sub>IN</sub>		-0.5		V <sub>DD</sub> +0.5	V	1,3
Input High Voltage, SMBus	VIHSMB	SMBus clock and data pins			3.9	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2500			V	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>3</sup>Not to exceed 4.6V.

## **Electrical Characteristics-Clock Input Parameters**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Crossover Voltage - DIF_IN	VCROSS	Cross Over Voltage	150		900	mV	1
Input Swing - DIF_IN	Vswing	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d <sub>tin</sub>	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential Measurement	0		125	ps	1

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Slew rate measured through +/-75mV window centered around differential zero

## **Electrical Characteristics-SMBus Parameters**

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
SMBus Input Low Voltage	VILSMB	$V_{\text{DDSMB}} = 3.3V$			0.8	V	
SMBus Input High Voltage	VIHSMB	V <sub>DDSMB</sub> = 3.3V	2.1		3.6	V	
SMBus Output Low Voltage	VOLSMB	@ Ipullup			0.4	V	
SMBus Sink Current	IPULLUP	@ V <sub>OL</sub>	4			mA	
Nominal Bus Voltage	V <sub>DDSMB</sub>		2.7		3.6	V	
SCLK/SDATA Rise Time	<b>t</b> RSMB	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t⊧smb	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>SMB</sub>	SMBus operating frequency			500	kHz	2,3

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2.</sup> The device must be powered up for the SMBus to function.

<sup>3.</sup> The differential input clock must be running for the SMBus to be active

# Electrical Characteristics-Input/Supply/Common Output Parameters -Normal Operating Conditions

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	VDDx	Supply voltage for core and analog	3.135	3.3	3.465	V	
Ambient Operating Temperature	T <sub>AMB</sub>	Industrial range	-40	25	85	°C	
Input High Voltage	VIH	Single-ended inputs, except SMBus	$0.75 V_{DDx}$		V <sub>DDx</sub> + 0.3	V	
Input Low Voltage	VIL	Single-ended inputs, except Sivibus	-0.3		0.25 V <sub>DDx</sub>	V	
Input High Voltage	VIHtri		0.75 V <sub>DDx</sub>		V <sub>DD</sub> + 0.3	V	
Input Mid Voltage	V <sub>IMtri</sub>	Single-ended tri-level inputs ('_tri' suffix)	0.4 V <sub>DDx</sub>	0.5 V <sub>DDx</sub>	0.6 V <sub>DDx</sub>	V	
Input Low Voltage	V <sub>ILtri</sub>		-0.3		0.25 V <sub>DDx</sub>	V	
	l <sub>in</sub>	Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD	-5		5	uA	
Input Current	I <sub>INP</sub>	Single-ended inputs V <sub>IN</sub> = 0 V; Inputs with internal pull-up resistors V <sub>IN</sub> = VDD; Inputs with internal pull-down resistors	-50		50	uA	
lanut Francisco e c	F	Bypass mode	1		200	MHz	2
Input Frequency	Fin	PLL mode	90	100.00	160	MHz	2
Pin Inductance	L <sub>pin</sub>				7	nH	1
	CIN	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	CINDIF_IN	DIF_IN differential clock inputs	1.5		2.7	рF	1
	Соит	Output pin capacitance			6	рF	1
CLK_IN Loss of Signal Detect Time	<b>t</b> Los			4.2	6	ms	1
CLK_IN Loss of Signal Release Time	LOSREL			0.12	0.5	ms	1
Clk Stabilization	<b>İ</b> STAB				1.8	ms	1,2
Input SS Modulation Frequency PCIe	fmodinpcie	Allowable Frequency for PCIe Applications (Triangular Modulation)	30	31.5	33	kHz	
Input SS Modulation Frequency non-PCIe	fmodin	Allowable Frequency for non-PCIe Applications (Triangular Modulation)	0		66	kHz	
OE# Latency	LATOE#	DIF start after OE# assertion DIF stop after OE# deassertion	1	2	3	clocks	1,3
Tdrive_PD#		DIF output enable after PD# de-assertion			300	us	1,3
Tfall	tF	Fall time of single-ended control inputs			5	ns	2
Trise	t <sub>R</sub>	Rise time of single-ended control inputs			5	ns	2

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>3</sup>Time from deassertion until outputs are >200 mV

## **Electrical Characteristics-DIF Low-Power HCSL Outputs**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Slow rate	dV/dt	Scope averaging on, fast setting	2	2.9	4	V/ns	1,2,3
Slew rate Slew rate matching Voltage High Voltage Low Max Voltage Min Voltage	dV/dt	Scope averaging on, slow setting	1.3	2.0	2.9	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching		7	20	%	1,2,4
Voltage High	V <sub>HIGH</sub>	Statistical measurement on single-ended signal using	660	760	850	mV	7
Voltage Low	V <sub>LOW</sub>	oscilloscope math function. (Scope averaging on)	-150	-3	150	IIIV	7
Max Voltage	Vmax	Measurement on single ended signal using absolute value.		798	1150	mV	7
Min Voltage	Vmin	(Scope averaging off)	-300	-38		IIIV	7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	383	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		14	140	mV	1,6

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

 $^{6}$  The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting  $\Delta$ -Vcross to be smaller than Vcross absolute.

<sup>7</sup> At default SMBus settings.

## **Electrical Characteristics-Current Consumption**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
	I <sub>DDA</sub>	VDDA, PLL Mode @100MHz		7	10	mA	
Operating Supply Current	I <sub>DDDIG</sub>	VDDDIG, PLL Mode @100MHz		3.1	5	mA	
ourion	I <sub>DDO+R</sub>	VDDO+VDDR, PLL Mode, All outputs @100MHz		30.1	37	mA	
	I <sub>DDRPD</sub>	VDDA, CKPWRGD_PD# = 0		0.6	1.0	mA	1
Powerdown Current	IDDDIGPD	VDDDIG, CKPWRGD_PD# = 0		2.9	4.5	mA	1
	IDDAOPD	VDDO+VDDR, CKPWRGD_PD# = 0		0.9	1.3	mA	1

<sup>1</sup> Input clock stopped.

# Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
PLL Bandwidth	BW	-3dB point in High BW Mode (100MHz)	2	3.3	4	MHz	1,5
	DVV	-3dB point in Low BW Mode (100MHz)	1	1.5	2	MHz	1,5
PLL Jitter Peaking	ŧреак	Peak Pass band Gain (100MHz)		0.8	2	dB	1
Duty Cycle	<b>t</b> DC	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	<b>t</b> DCD	Measured differentially, Bypass Mode	-1	0.0	1	%	1,3
Skew, Input to Output	<b>t</b> pdBYP	Bypass Mode, $V_T = 50\%$	2500	3440	4500	ps	1
	<b>t</b> pdPLL	PLL Mode V <sub>T</sub> = 50%	-100	8	100	ps	1,4
Skew, Output to Output	<b>t</b> sk3	Mean value @100MHz, VT = 50%		16	50	ps	1,4
litter. Cuele te evele	*	PLL mode		15	50	ps	1,2
Jitter, Cycle to cycle	<b>і</b> јсус-сус	Additive Jitter in Bypass Mode		0.1	1	ps	1,2

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>4</sup> All outputs at default slew rate

<sup>5</sup> The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

## **Electrical Characteristics-Unfiltered Phase Jitter Parameters**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
	t	156.25MHz, 1.5MHz to 10MHz, -20dB/decade rollover		159		fs	1,2,3
Additive Phase Jitter,	ljph156M	< 1.5MHz, -40db/decade rolloff > 10MHz	109			(rms)	1,2,5
Fanout Mode	1	156.25MHz, 12kHz to 20MHz, -20dB/decade rollover		262		fs	100
	<b>İ</b> jph156M12k-20	<12kHz, -40db/decade rolloff > 20MHz		363		(rms)	1,2,3

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> DRiven by Rohde&Schartz SMA100

<sup>3</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

# Electrical Characteristics-Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures

T<sub>AMB</sub> = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
	tjphPCleG1-CC	PCIe Gen 1		23	33	86	ps (p- p)	1,2,3,5
		PCIe Gen 2 Lo Band 10kHz < f< 1.5MHz (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		0.6	1.0	3	ps (rms)	1,2,5
Phase Jitter, PLL Mode	₿phPCleG2-CC	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		1.7	2.4	3.1	ps (rms)	1,2,5
	tjphPCleG3-CC	PCIe Gen 3 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.4	0.50	1	ps (rms)	1,2,5
	tjphPCleG4-CC	PCIe Gen 4 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.4	0.50	0.5	ps (rms)	1,2,5
	tjphPCleG1-CC	PCIe Gen 1		0.09	0.10		ps (p-p)	1,2,5
	t	PCIe Gen 2 Lo Band 10kHz < f< 1.5MHz (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		0.05	0.10		ps (rms)	1,2,4,5
<i>Additive</i> Phase Jitter, Bypass mode	₿phPCleG2-CC	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		0.05	0.10	n/a	ps (rms)	1,2,4,5
	ţphPCleG3-CC	PCIe Gen 3 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.05	0.10		ps (rms)	1,2,4,5
	tjphPCleG4-CC	PCIe Gen 4 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.05	0.10		ps (rms)	1,2,4,5

<sup>1</sup> Applies to all outputs.


<sup>2</sup> Based on PCIe Base Specification Rev4.0 version 0.7draft. See http://www.pcisig.com for latest specifications.

<sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>4</sup> For RMS values additive jitter is calculated by solving the following equation for b [*a*<sup>2</sup>+*b*<sup>2</sup>=*c*<sup>2</sup>] where a is rms input jitter and c is rms total jitter.

<sup>5</sup> Driven by 9FGL0841 or equivalent

## Test Loads



	Terminations							
ſ	Device	Ζο (Ω)	Rs (Ω)					
ſ	9DBL0443	100	None needed					
	9DBL0453	100	7.5					
ſ	9DBL0443	85	N/A					
	9DBL0453	85	None needed					

## **Alternate Terminations**

The 9DBL family can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal"</u> Low-Power HCSL Outputs" for details.

# **Thermal Characteristics**

Parameter	Symbol	Conditions	Package	<b>Typical Values</b>	Units	Notes
	θις	Junction to Case		42	°C/W	1
	θ <sub>Jb</sub>	Junction to Base		2.4	°C/W	1
Thermal Resistance	θ <sub>JA0</sub>	Junction to Air, still air	NLG32	39	°C/W	1
	θ <sub>JA1</sub>	Junction to Air, 1 m/s air flow	INLO52	33	°C/W	1
	θ <sub>JA3</sub>	Junction to Air, 3 m/s air flow		28	°C/W	1
	θja5	Junction to Air, 5 m/s air flow		27	°C/W	1

<sup>1</sup>ePad soldered to board

# General SMBus Serial Interface Information for 9DBL04x3

## How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Block Write Operation								
Controll	er (Host)		IDT (Slave/Receiver)						
Т	starT bit								
Slave A	Address								
WR	WRite								
			ACK						
Beginning	g Byte = N	1							
			ACK						
Data Byte	Count = X								
			ACK						
Beginnin	g Byte N								
			ACK						
0		×							
0		X Byte	0						
0		te	0						
		1	0						
Byte N	+ X - 1	1							
			ACK						
Р	stoP bit								

**NOTE**: SMBus Address is Latched on SADR pin. Unless otherwise indicated, default values are for the 0443, and 0453. Contact Factory for Quick-turn Customization.

### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block R	lead O	peration
Cor	troller (Host)		IDT (Slave/Receiver)
Т	starT bit		
	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
-	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
	•	e.	0
	0	X Byte	0
	0		0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

#### SMBus Table: Output Enable Register <sup>1</sup>

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				0
Bit 6	DIF OE3	Output Enable	RW	1	Pin Control	1
Bit 5		Reserved				0
Bit 4	DIF OE2	Output Enable	RW	See B11[1:0]	Pin Control	1
Bit 3	DIF OE1	Output Enable	RW		Pin Control	1
Bit 2		Reserved				0
Bit 1	DIF OE0	Output Enable	RW		Pin Control	1
Bit 0		Reserved				0

1. A low on these bits will overide the OE# pin and force the differential output to the state indicated by B11[1:0] (Low/Low default)

#### SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operating Mode Table		Latch
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R		ing wode rable	Latch
Bit 5	PLLMODE_SWCNTRL	Enable SW control of PLL Mode	RW	Values in B1[7:6] Values in B1[4:3] set PLL Mode set PLL Mode		0
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW <sup>1</sup>	See PLL Operat	ing Mode Table	0
Bit 3	PLLMODE0	PLL Mode Control Bit 0	$RW^1$	See FLL Operat	ing would rable	0
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V 01= 0.68V		1
Bit 0	AMPLITUDE 0	Controis Output Ampiltude	RW	10 = 0.75V	11 = 0.85V	0

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

#### SMBus Table: Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					
Bit 6	SLEWRATESEL DIF3	Slew rate selection	RW	Slow Setting	Fast Setting	1
Bit 5		Reserved				1
Bit 4	SLEWRATESEL DIF2	Slew rate selection	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF1	Slew rate selection	RW	Slow Setting	Fast Setting	1
Bit 2		Reserved				1
Bit 1	SLEWRATESEL DIF0	Slew rate selection	RW	Slow Setting	Fast Setting	1
Bit 0		Reserved				1

Note: See "Low-Power HCSL Outputs" table for slew rates.

#### SMBus Table: Slew Rate Control Register

Byte 3	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					
Bit 6		Reserved				1
Bit 5		Reserved				0
Bit 4		Reserved				0
Bit 3		Reserved				0
Bit 2		Reserved				1
Bit 1	Reserved					
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow Setting	Fast Setting	1

Byte 4 is Reserved

## SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1		R			0
Bit 4	RID0		R		0	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001		0
Bit 1	VID1		R	0001		0
Bit 0	VID0		R			1

#### SMBus Table: Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	DeviceID7		RW			0
Bit 6	Device ID6		RW			1
Bit 5	Device ID5		RW	9DBL0243/	/0253 = 52	0
Bit 4	Device ID4	Device ID	RW	9DBL0443/	/0453 = 54	1
Bit 3	Device ID3	Device ID	RW	9DBL0643/	/0653 = 56	Х
Bit 2	Device ID2		RW	9DBL0843/	/0853 = 58	Х
Bit 1	Device ID1		RW			Х
Bit 0	Device ID0		RW			Х

### SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved				0	
Bit 5	Reserved						
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

## Bytes 8 and 9 are Reserved

#### SMBus Table: PD\_Restore

Byte 10	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				1
Bit 6	Power-Down (PD) Restore	Restore Default Config. In PD	RW	Clear Config in PD	Keep Config in PD	1
Bit 5		Reserved				0
Bit 4		Reserved				0
Bit 3		Reserved				0
Bit 2		Reserved				0
Bit 1	Reserved					0
Bit 0		Reserved				0

#### SMBus Table: Stop State and Impedance Control

Name	Control Function	Туре	0	1	Default	
FB_imp[1]	Differential Zout (obms)	RW	00=33	10=100	see Note	
FB_imp[0]		RW	01=85	11 = Reserved	See Note	
Reserved						
Reserved						
	Reserved				0	
	Reserved				0	
STP[1]	STP[1] True/Complement DIF Output RW 00 = Low/Low 10 = High/Low				0	
STP[0] Disable State RW 01 = HiZ/HiZ 11 = Low/High				0		
	FB_imp[1] FB_imp[0] STP[1]	FB_imp[1]     Differential Zout (ohms)       FB_imp[0]     Reserved       Reserved     Reserved       Reserved     Reserved       STP[1]     True/Complement DIF Output	FB_imp[1]     Differential Zout (ohms)     RW       FB_imp[0]     Reserved       Reserved       Reserved       Reserved       Reserved       STP[1]	FB_imp[1]         Differential Zout (ohms)         RW         00=33           FB_imp[0]         Reserved         01=85           Reserved           Reserved           Reserved           Reserved           Reserved           STP[1]           True/Complement DIF Output           RW         00 = Low/Low	FB_imp[1]         Differential Zout (ohms)         RW         00=33         10=100           FB_imp[0]         Reserved         RW         01=85         11 = Reserved           Reserved           Reserved           Reserved           Reserved           STP[1]           True/Complement DIF Output         RW         00 = Low/Low         10 = High/Low	

Note: xx43 = 10, xx53 = 01

#### SMBus Table: Impedance Control

Byte 12	Name			0	1	Default
Bit 7	DIF1_imp[1]	Differential Zout (ohms)	RW	00=33	10=100	see Note
Bit 6	DIF1_imp[0]	Differential 2001 (Onins)	RW	01=85	11 = Reserved	See Nole
Bit 5	Reserved					
Bit 4	Reserved					Х
Bit 3	DIF0_imp[1]	Differential Zout (ohms)	RW	00=33	10=100	see Note
Bit 2	DIF0_imp[0]	Differential 2001 (OTITIS)	RW	01=85	11 = Reserved	See Nole
Bit 1	Reserved					
Bit 0	Reserved					Х

Note: xx43 = 10, xx53 = 01

#### SMBus Table: Impedance Control

Byte 13	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved				Х	
Bit 5	DIF3_imp[1]	Differential Zout (ohms)	RW	00=33	10=100	see Note	
Bit 4	DIF3_imp[0]		RW	01=85	11 = Reserved	SEE NULE	
Bit 3		Reserved				Х	
Bit 2		Reserved				Х	
Bit 1	DIF2_imp[1]	Differential Zout (ohms)	RW	00=33	10=100	see Note	
Bit 0	DIF2_imp[0]		RW	01=85	11 = Reserved	SEE NULE	

Note: xx43 = 10, xx53 = 01

#### SMBus Table: Pull-up Pull-down Control

Byte 14	Name			0	1	Default
Bit 7	OE1_pu/pd[1]	OE1_pu/pd[1] OE3 Pull-up(PuP)/		00=None	10=Pup	0
Bit 6	OE1_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	1
Bit 5	Reserved					
Bit 4	Reserved					1
Bit 3	OE0_pu/pd[1]	OE1 Pull-up(PuP)/	RW	00=None	10=Pup	0
Bit 2	OE0_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	1
Bit 1	Reserved					0
Bit 0		Reserved				1

Note: These values are for xx43 and xx53.

#### SMBus Table: Pull-up Pull-down Control

Byte 15	Name Control Function		Туре	0	1	Default
Bit 7		Reserved				0
Bit 6		Reserved				1
Bit 5	OE3_pu/pd[1]	OE6 Pull-up(PuP)/	RW	00=None	10=Pup	0
Bit 4	OE3_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	1
Bit 3		Reserved				0
Bit 2		Reserved				1
Bit 1	OE2_pu/pd[1]	OE4 Pull-up(PuP)/	RW	00=None	10=Pup	0
Bit 0	OE2_pu/pd[0]			01=Pdwn	11 = Pup+Pdwn	1

Note: These values are for xx43, and xx53.

#### SMBus Table: Pull-up Pull-down Control

Byte 16	Name	Control Function	Туре	0	1	Default		
Bit 7	Reserved							
Bit 6		Reserved						
Bit 5		Reserved						
Bit 4		Reserved				0		
Bit 3		Reserved				0		
Bit 2		Reserved				0		
Bit 1	CKPWRGD_PD_pu/pd[1]	CKPWRGD_PD Pull-up(PuP)/	RW	00=None	10=Pup	1		
Bit 0	CKPWRGD_PD_pu/pd[0]	CKPWRGD_PD_pu/pd[0] Pull-down(Pdwn) control RW 01=Pdwn 11 = Pup+Pdwn						

Note: These values are for xx43, and xx53.

#### Bytes 17 is Reserved

#### **SMBus Table: Polarity Control**

Byte 18	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				0
Bit 6	OE3_polarity	Sets OE6 polarity	RW	Enabled when Low	Enabled when High	0
Bit 5		Reserved				0
Bit 4	OE2_polarity	Sets OE4 polarity	RW	Enabled when Low	Enabled when High	0
Bit 3	OE1_polarity	Sets OE3 polarity	RW	Enabled when Low	Enabled when High	0
Bit 2		Reserved				0
Bit 1	OE0_polarity	Sets OE1 polarity	RW	Enabled when Low	Enabled when High	0
Bit 0	Reserved					


Note: These values are for xx43, and xx53.

#### SMBus Table: Polarity Control


Byte 19	Name	Name Control Function		0	1	Default		
Bit 7	Reserved							
Bit 6		Reserved				0		
Bit 5		Reserved				0		
Bit 4	Reserved							
Bit 3	Reserved							
Bit 2		Reserved				0		
Bit 1	LOS Polarity	Determines LOS polarity	RW	Low when input clock absent.	High when input clock absent	1		
Bit 0	CKPWRGD_PD	Determines CKPWRGD_PD polarity	RW	Power Down when Low	Power Down when High	0		

Note: These values are for xx43, and xx53.





## Package Outline and Dimensions (NLG32), cont.



## **Ordering Information**

Part / Order Number	Notes	Shipping Packaging	Package	Temperature
9DBL0443ANLGI	100Ω	Trays	5 × 5 × 0.5 mm 32-VFQFPN	-40 to +85° C
9DBL0443ANLGI8	10012	Tape and Reel	5 × 5 × 0.5 mm 32-VFQFPN	-40 to +85° C
9DBL0453ANLGI	85Ω	Trays	5 × 5 × 0.5 mm 32-VFQFPN	-40 to +85° C
9DBL0453ANLGI8	0002	Tape and Reel	5 × 5 × 0.5 mm 32-VFQFPN	-40 to +85° C

"G" designates PB-free configuration, RoHS compliant.

"A" is the device revision designator (will not correlate with the datasheet revision).

## **Marking Diagrams**

2. "YYWW" denotes the last two digits of the year and week the part was assembled.

IDT 9DBL0443A NLGI YYWW\$

- 3. "\$" denotes mark code.
- 4. "LOT" denotes the lot number.

#### • LOT

IDT	
9DBL0453A	
NLGI	
YYWW\$	
LOT	

## **Revision History**

Revision Date	Description of Change
February 1, 2017	<ul> <li>Corrected Byte 16[3:2]. These bits are reserved with '00' default.</li> <li>Corrected Byte 19[1]. This bit determines the LOS polarity.</li> </ul>
January 25, 2017	<ul> <li>Adjusted maximum IDDO+IDDR value from 35mA to 37mA</li> <li>Corrected ohm symbols and output references in Bytes [11:13], stylistic update only.</li> </ul>
December 22, 2016	<ul> <li>Initial final release.</li> <li>Extensive updates for consistency and clarity throughout the data sheet</li> <li>Update Electrical Tables with characterization data</li> <li>Added marking diagrams.</li> </ul>



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

#### Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

#### Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2017 Integrated Device Technology, Inc. All rights reserved.