### DATASHEET

### Description

The 9DBU0731 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. The device has 7 output enables for clock management, and 3 selectable SMBus addresses.

### **Recommended Application**

1.5V PCIe Gen1-2-3 Fanout Buffer (FOB)

### **Output Features**


• 7 – 1–167MHz Low-Power (LP) HCSL DIF pairs

### **Key Specifications**

- DIF additive cycle-to-cycle jitter < 5ps
- DIF output-to-output skew < 60ps
- DIF additive phase jitter is < 300fs rms for PCIe Gen3
- DIF additive phase jitter < 350s rms for SGMII


### Features/Benefits

- LP-HCSL outputs; save 14 resistors compared to standard HCSL outputs
- 36mW typical power consumption; eliminates thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05V and 1.5V; maximum power savings
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE# pins for each output; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
  - slew rate for each output
  - differential output amplitude
- Device contains default configuration; SMBus interface not required for device operation
- 3.3V tolerant SMBus interface works with legacy controllers
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- 5 × 5 mm 40-VFQFPN package; minimal board space



### Block Diagram

### **Pin Configuration**



40-VFQFPN, 5mm x 5mm 0.4mm pin pitch

^prefix indicates internal Pull-Up Resistor

v prefix indicates Internal Pull-Down Resistor

#### **SMBus Address Selection Table**

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	М	1101100	X
CKFWRGD_FD#	1	1101101	х

#### **Power Management Table**

CKPWRGD PD#	CLK IN	SMBus	OEx# Pin	D	lFx
		OEx bit		True O/P	Comp. O/P
0	Х	Х	Х	Low	Low
1	Running	0	Х	Low	Low
1	Running	1	0	Running	Running
1	Running	1	1	Low	Low


#### **Power Connections**

Pin Number			Description
VDD	VDDIO	GND	Description
			Input
5		41	receiver
			analog
11		8	Digital Power
16,25,31	12,17,26,32, 39	41	DIF outputs,Logic

# **Pin Descriptions**

I I		PIN TYPE	DESCRIPTION
1 \	vSADR_tri	LATCHED IN	Tri-level latch to select SMBus Address. It has an internal 120kohm pull down resistor. See SMBus Address Selection Table.
2 \	vOE6#	IN	Active low input for enabling output 6. This pin has an internal 120kohm pull-down. 1 =disable outputs, 0 = enable outputs
3 [	DIF6	OUT	Differential true clock output.
	DIF6#	OUT	Differential complementary clock output.
			1.5V power for differential input clock (receiver). This VDD should be treated as an Analog
5 \	VDDR1.5	PWR	power rail and filtered appropriately.
6 (	CLK_IN	IN	True Input for differential reference clock.
7 (	CLK_IN#	IN	Complementary Input for differential reference clock.
8 (	GNDDIG	GND	Ground pin for digital circuitry.
9 5	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
10 5	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
	VDDDIG1.5	PWR	1.5V digital power (dirty power)
	VDDIO	PWR	Power supply for differential outputs
		INI	Active low input for enabling output 0. This pin has an internal 120kohm pull-down.
13 v	vOE0#	IN	1 =disable outputs, 0 = enable outputs
14 [	DIF0	OUT	Differential true clock output.
	DIF0#	OUT	Differential complementary clock output.
	VDD1.5	PWR	Power supply, nominally 1.5V
	VDDIO	PWR	Power supply for differential outputs
	DIF1	OUT	Differential true clock output.
	DIF1#	OUT	Differential complementary clock output.
	NC	N/A	No connection.
	vOE1#	IN	Active low input for enabling output 1. This pin has an internal 120kohm pull-down.
00 [	DIF2	OUT	1 =disable outputs, 0 = enable outputs Differential true clock output.
		OUT	
23 [	DIF2#	OUT	Differential complementary clock output.
24	vOE2#	IN	Active low input for enabling output 2. This pin has an internal 120kohm pull-down. 1 =disable outputs, 0 = enable outputs
25 \	VDDO1.5	PWR	Power supply for outputs, nominally 1.5V.
26 \	VDDIO	PWR	Power supply for differential outputs
27 [	DIF3	OUT	Differential true clock output.
28 [	DIF3#	OUT	Differential complementary clock output.
	vOE3#	IN	Active low input for enabling output 3. This pin has an internal 120kohm pull-down. 1 =disable outputs, $0 =$ enable outputs
30 1	NC	N/A	No connection.
	VDD1.5	PWR	Power supply, nominally 1.5V
	VDDIO	PWR	Power supply for differential outputs
	DIF4	OUT	Differential true clock output.
	DIF4#	OUT	Differential complementary clock output.
	vOE4#	IN	Active low input for enabling output 4. This pin has an internal 120kohm pull-down. 1 =disable outputs, 0 = enable outputs
36 [	DIF5	OUT	Differential true clock output.
	DIF5#	OUT	Differential complementary clock output.
3/ 1	ווט 3#		Active low input for enabling output 5. This pin has an internal 120kohm pull-down.
38 \	vOE5#	IN	
20			1 =disable outputs, 0 = enable outputs
39 \	VDDIO	PWR	Power supply for differential outputs
40 /	^CKPWRGD_PD#	IN	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal
			120kohm pull-up resistor.
41 E	EPAD	GND	Connect paddle to ground.


### **Test Loads**



Alternate Differential Output Terminations

Rs	Zo	Units
33	100	Ohms
27	85	Onins

## **Driving LVDS**



#### Driving LVDS inputs

	,		
	Receiver has Receiver does not		
Component	termination	have termination	Note
R7a, R7b	10K ohm	140 ohm	
R8a, R8b	5.6K ohm	75 ohm	
Cc	0.1 uF	0.1 uF	
Vcm	1.2 volts	1.2 volts	

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DBU0731. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS	NOTES
Supply Voltage	VDDx	Applies to VDD, VDDA and VDDIO	-0.5		2	V	1,2
Input Voltage	V <sub>IN</sub>		-0.5		V <sub>DD</sub> +0.5	V	1,
Input High Voltage, SMBus	VIHSMB	SMBus clock and data pins			3.3	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>3</sup> Not to exceed 2.0V.

#### **Electrical Characteristics–Clock Input Parameters**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
V <sub>COM</sub>	Common Mode Input Voltage	200		725	mV	1
V <sub>SWING</sub>	Differential value	300		1450	mV	1
dv/dt	Measured differentially	0.4		8	V/ns	1,2
I <sub>IN</sub>	$V_{IN} = V_{DD}, V_{IN} = GND$	-5		5	μA	
d <sub>tin</sub>	Measurement from differential waveform	45	50	55	%	1
$J_{DIFIn}$	Differential Measurement	0		150	ps	1
	V <sub>COM</sub> V <sub>SWING</sub> dv/dt I <sub>IN</sub> d <sub>tin</sub>	V <sub>COM</sub> Common Mode Input Voltage           V <sub>SWING</sub> Differential value           dv/dt         Measured differentially           I <sub>IN</sub> V <sub>IN</sub> = V <sub>DD</sub> , V <sub>IN</sub> = GND           d <sub>tin</sub> Measurement from differential waveform	$V_{COM}$ Common Mode Input Voltage200 $V_{SWING}$ Differential value300 $dv/dt$ Measured differentially0.4 $I_{IN}$ $V_{IN} = V_{DD}, V_{IN} = GND$ -5 $d_{tin}$ Measurement from differential waveform45	V <sub>COM</sub> Common Mode Input Voltage       200         V <sub>SWING</sub> Differential value       300         dv/dt       Measured differentially       0.4         I <sub>IN</sub> V <sub>IN</sub> = V <sub>DD</sub> , V <sub>IN</sub> = GND       -5         d <sub>tin</sub> Measurement from differential waveform       45       50	$V_{COM}$ Common Mode Input Voltage200725 $V_{SWING}$ Differential value3001450 $dv/dt$ Measured differentially0.48 $I_{IN}$ $V_{IN} = V_{DD}$ , $V_{IN} = GND$ -55 $d_{tin}$ Measurement from differential waveform455055	$V_{COM}$ Common Mode Input Voltage200725mV $V_{SWING}$ Differential value3001450mV $dv/dt$ Measured differentially0.48V/ns $I_{IN}$ $V_{IN} = V_{DD}, V_{IN} = GND$ -55 $\mu A$ $d_{tin}$ Measurement from differential waveform455055%

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero

# Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	1.425	1.5	1.575	v	ł
Output Supply Voltage	VDDIO	Low Voltage Supply LP-HCSL Outputs	0.95	1.05-1.5	1.575	V	
Ambient Operating		Commercial range	0	25	70	°C	1
Temperature	T <sub>AMB</sub>	Industrial range	-40	25	85	°C	1
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus	0.75 V <sub>DD</sub>		$V_{DD} + 0.3$	V	
Input Mid Voltage	VIM	Single-ended tri-level inputs ('_tri' suffix)	0.4 V <sub>DD</sub>		0.6 V <sub>DD</sub>	V	
Input Low Voltage	V <sub>IL</sub>	Single-ended inputs, except SMBus	-0.3		0.25 V <sub>DD</sub>	V	
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5		5	μA	
Input Current	I <sub>INP</sub>	Single-ended inputs $V_{IN} = 0 V$ ; Inputs with internal pull-up resistors $V_{IN} = VDD$ ; Inputs with internal pull-down resistors	-200		200	μA	
Input Frequency	F <sub>in</sub>		1		167	MHz	2
Pin Inductance	L <sub>pin</sub>				7	nH	1
	C <sub>IN</sub>	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	$C_{INDIF_IN}$	DIF_IN differential clock inputs	1.5		2.7	pF	1,5
	C <sub>OUT</sub>	Output pin capacitance			6	V           °C           °C           V           V           V           μA           μA           MHz           nH           pF	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation Frequency PCIe	f <sub>MODINPCIe</sub>	Allowable Frequency for PCIe Applications (Triangular Modulation)	30		33	kHz	
Input SS Modulation Frequency non-PCIe	f <sub>MODIN</sub>	Allowable Frequency for non-PCIe Applications (Triangular Modulation)	0		66	kHz	
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after PD# de-assertion			300	μs	1,3
Tfall	t <sub>F</sub>	Fall time of single-ended control inputs			5	ns	2
Trise	t <sub>R</sub>	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	VILSMB				0.6	V	
SMBus Input High Voltage	VIHSMB	$V_{DDSMB}$ = 3.3V, see note 4 for $V_{DDSMB}$ < 3.3V	2.1		3.3	V	4
SMBus Output Low Voltage	V <sub>OLSMB</sub>	@ I <sub>PULLUP</sub>			0.4	V	
SMBus Sink Current	IPULLUP	@ V <sub>OL</sub>	4			mA	
Nominal Bus Voltage	V <sub>DDSMB</sub>	Bus Voltage	1.425		3.3	V	
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			400	kHz	6

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

 $^3 \text{Time}$  from deassertion until outputs are >200 mV

 $^4$  For V\_{DDSMB} < 3.3V, V\_{IHSMB} >= 0.8 x V\_{DDSMB}

<sup>5</sup>DIF\_IN input

<sup>6</sup>The differential input clock must be running for the SMBus to be active

# **Electrical Characteristics–DIF Low-Power HCSL Outputs**

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1.4	2.3	3.5	V/ns	1,2,3
Slew late	dV/dt	Scope averaging on, slow setting	0.9	1.5	2.5	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		9.3	20	%	1,2,4
Voltage High	V <sub>HIGH</sub>	Statistical measurement on single-ended signal	630	750	850	mV	7
Voltage Low	V <sub>LOW</sub>	using oscilloscope math function. (Scope averaging on) -		26	150	1110	7
Max Voltage	Vmax	Measurement on single ended signal using		763	1150		7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	22		mV	7
Vswing	Vswing	Scope averaging off	300	1448		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	390	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		11	140	mV	1,6

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

<sup>7</sup> At default SMBus settings.

### **Electrical Characteristics–Current Consumption**

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PARAMETER Operating Supply Current Powerdown Current	I <sub>DDA</sub>	VDDO1.5+VDDR, @100MHz		2.2	3	mA	
	I <sub>DD</sub>	VDD, All outputs active @100MHz		3.6	5	mA	
	I <sub>DDIO</sub>	VDDIO, All outputs active @100MHz		26	31	mA	
Operating Supply Current	I <sub>DDAPD</sub>	VDDO1.5+VDDR, CKPWRGD_PD#=0		0.4	1	mA	2
	I <sub>DDPD</sub>	VDDx, CKPWRGD_PD#=0		0.25	0.6	mA	2
	I <sub>DDIOPD</sub>	VDDIO, CKPWRGD_PD#=0		0.0006	0.1	mA	2

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Input clock stopped.

# Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, @100MHz	-1	-0.2	0.5	%	1,3
Skew, Input to Output	t <sub>pdBYP</sub>	V <sub>T</sub> = 50%	2400	2862	3700	ps	1
Skew, Output to Output	t <sub>sk3</sub>	V <sub>T</sub> = 50%		30	60	ps	1,4
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	Additive Jitter		0.1	5	ps	1,2

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock.

<sup>4</sup> All outputs at default slew rate

#### **Electrical Characteristics–Phase Jitter Parameters**

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t <sub>jphPCIeG1</sub>	PCIe Gen 1		0.1	5	N/A	ps (p-p)	1,2,3,5
		PCIe Gen 2 Lo Band		0.1	0.4	N/A	ps	1,2,3,4,
	+	10kHz < f < 1.5MHz		0.1	0.4	IV/A	(rms)	5
	t <sub>jphPCIeG2</sub>	PCIe Gen 2 High Band		0.1	0.7	N/A	ps	1,2,3,4
		1.5MHz < f < Nyquist (50MHz)		0.1	0.7	IVA	(rms)	1,2,3,4
	tu pou oo	PCIe Gen 3		0.1	0.3	N/A	ps	1,2,3,4
Additive Phase Jitter	t <sub>jphPCleG3</sub>	(2-4MHz or 2-5MHz, CDR = 10MHz)		0.1	0.0	INA	(rms)	1,2,0,4
	t <sub>jphSGMIIM0</sub>	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		200	250	N/A	fs (rms)	1,6
	t <sub>jphSGMIIM1</sub>	125MHz, 12kHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		313	350	N/A	fs (rms)	1,6

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> See http://www.pcisig.com for complete specs


<sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.


<sup>4</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

<sup>5</sup> Driven by 9FGV0831 or equivalent

<sup>6</sup> Rohde & Schwarz SMA100

### Additive Phase Jitter Plot: 125M (12kHz to 20MHz)





### **General SMBus Serial Interface Information**

#### How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) sends the byte count = X
- IDT clock will **acknowledge**
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

	Index Bl	ock \	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnin	g Byte N		
			ACK
0		$\times$	
0		X Byte	0
0		Ö	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin.

#### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address	_	
WR	WRite		
			ACK
Begi	nning Byte = N	-	
		-	ACK
RT	Repeat starT	-	
SI	ave Address		
RD	ReaD		
			ACK
		_	
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK	_	
		ę	0
	0	X Byte	0
	0		0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

#### SMBus Table: Output Enable Register <sup>1</sup>

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 5	Reserved					1
Bit 4	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 1	Reserved				1	
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

1. A low on these bits will override the OE# pin and force the differential output Low/Low

#### SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				0
Bit 6		Reserved				1
Bit 5	DIF OE6	Output Enable	RW	Low/Low	Enabled	1
Bit 4		Reserved				
Bit 3		Reserved				1
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.55V	01= 0.65V	1
Bit 0	AMPLITUDE 0		RW	10 = 0.7V	11 = 0.8V	0

1. A low on the DIF OE bit will override the OE# pin and force the differential output Low/Low

#### SMBus Table: DIF Slew Rate Control Register

Byte 2	Name			0	1	Default
Bit 7	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1
Bit 5	Reserved					1
Bit 4	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 1	Reserved				1	
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

#### SMBus Table: DIF Slew Rate Control Register

Byte 3	Name	Control Function	Туре	0	1	Default			
Bit 7	Reserved								
Bit 6		Reserved				1			
Bit 5		Reserved				0			
Bit 4	Reserved								
Bit 3		Reserved				0			
Bit 2	Reserved								
Bit 1	Reserved								
Bit 0	SLEWRATESEL DIF6	Adjust Slew Rate of DIF6	RW	Slow Setting	Fast Setting	1			
Nete Ore									

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

#### Byte 4 is Reserved and reads back 'hFF



#### SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R	A rev = 0000		0
Bit 6	RID2	Revision ID	R			0
Bit 5	RID1	Revision ID	R	A 160 -	- 0000	0
Bit 4	RID0		R			0
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001 = IDT	0	
Bit 1	VID1		R	0001 - 101		0
Bit 0	VID0		R			1


#### SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	$\mathbf{R} \qquad 00 = \mathbf{FGx}, \ 01 = \mathbf{DBx},$		1		
Bit 6	Device Type0	Device Type	R	10 = DMx, 11=	= DBx w/oPLL	1
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	000111 hina	ny or 07 bey	0
Bit 2	Device ID2	Device iD	R	000111 binary or 07 hex		1
Bit 1	Device ID1		R			1
Bit 0	Device ID0		R			1

#### SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				0
Bit 6		Reserved				0
Bit 5	Reserved					
Bit 4	BC4		RW			0
Bit 3	BC3		RW	Writing to this regist	er will configure how	1
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0
Bit 1	BC1		RW	= 8 b	ytes.	0
Bit 0	BC0		RW			0

### **Marking Diagrams**



Notes:


- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

#### **Thermal Characteristics**

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ <sub>JC</sub>	Junction to Case		42	°C/W	1
	$\theta_{Jb}$	Junction to Base		2.4	°C/W	1
Thermal Resistance	$\theta_{JA0}$	Junction to Air, still air	NDG40	39	°C/W	1
mermai nesistance	$\theta_{JA1}$	Junction to Air, 1 m/s air flow	INDG40	33	°C/W	1
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow		28	°C/W	1
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow		27	°C/W	1


<sup>1</sup>ePad soldered to board

### Package Outline and Dimensions (NDG40)



# () IDT

# Package Outline and Dimensions (NDG40), cont.



# **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
9DBU0731AKLF	Trays	40-pin VFQFPN	0 to +70° C
9DBU0731AKLFT	Tape and Reel	40-pin VFQFPN	0 to +70° C
9DBU0731AKILF	Trays	40-pin VFQFPN	-40 to +85° C
9DBU0731AKILFT	Tape and Reel	40-pin VFQFPN	-40 to +85° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. "A" is the device revision designator (will not correlate with the datasheet revision).

# **Revision History**

Rev.	Initiator	Issue Date	Description	Page #
Α	RDW	7/16/2014	1. Updated electrical tables to final, and release	Various
В	RDW	9/19/2014	Updated SMBus Input High/Low parameters conditions, MAX	6
			values, and footnotes.	
с	RDW	4/17/2015	1. Updated pin out and pin descriptions to show ePad on	
			package connected to ground.	
			2. Minor updates to front page text for family consistency.	1-5
			3. Updated Clock Input Parameters table to be consistent with	
			PCIe Vswing parameter.	
D	RDW	3/8/2017	1. Updated pin 25 from VDDA1.5 to VDDO1.5 to clearly indicate	
			that this part has no PLL.	
			2. Removed "Bypass Mode" reference in "Output Duty Cycle"	
			and "Phase Jitter Parameters" tables; update note 3 under	2,3,7,8
			Output Duty Cycle table.	
			3. Changed VDDA to VDDO1.5 in Current Consumption table.	
			4. Updated Additive Phase Jitter conditions for PCIe Gen3.	



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.idt.com Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.idt.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT"s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc. All rights reserved.