

**DATASHEET** 

## **Description**

The 9DBV0731 is a member of IDT's Full-Featured PCle family. The device has 7 output enables for clock management, and 3 selectable SMBus addresses.

## Recommended Application

PCIe Gen1–3 clock distribution in Storage, Networking, Computing, and Consumer

#### **Output Features**

- 7 1-200MHz Low-Power (LP) HCSL DIF pairs
- Easy AC-coupling to other logic families, see IDT application note <u>AN-891</u>


#### **Key Specifications**

- Additive cycle-to-cycle jitter < 5ps
- Output-to-output skew < 60ps</li>
- Additive phase jitter is < 100fs rms for PCIe Gen3
- Additive phase jitter < 300fs rms (12kHz–20MHz at 125MHz)

#### Features/Benefits

- LP-HCSL outputs; saves 14 resistors and 24mm<sup>2</sup> compared to standard HCSL
- 41mW typical power consumption; eliminates thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05V and 1.8V; maximum power savings
- OE# pin for each output; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features allow optimization to customer requirements
  - Slew rate for each output; allows tuning for various line lengths
  - Differential output amplitude; allows tuning for various application environments
- 1MHz to 200MHz operating frequency
- 3.3V tolerant SMBus interface works with legacy controllers
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Device contains default configuration; SMBus interface not required for device operation
- 40-pin 5 x 5 mm VFQFPN; minimal board space


## **Block Diagram**



1



## **Pin Configuration**



#### 40-VFQFPN

^ prefix indicates internal Pull-Up Resistor v prefix indicates Internal Pull-Down Resistor

#### **SMBus Address Selection Table**

|                                       | SADR | Address | + Read/Write bit |
|---------------------------------------|------|---------|------------------|
| State of SADR on first application of | 0    | 1101011 | Х                |
| CKPWRGD PD#                           | M    | 1101100 | Х                |
| CKFWKGD_FD#                           | 1    | 1101101 | Х                |

#### **Power Management Table**

| CKPWRGD PD# | CLK IN  | SMBus   | OEx# Pin  | D        | lFx       |  |
|-------------|---------|---------|-----------|----------|-----------|--|
| CKFWKGD_FD# | CLK_IN  | OEx bit | OLX# FIII | True O/P | Comp. O/P |  |
| 0           | Х       | Х       | X         | Low      | Low       |  |
| 1           | Running | 0       | Х         | Low      | Low       |  |
| 1           | Running | 1       | 0         | Running  | Running   |  |
| 1           | Running | 1       | 1         | Low      | Low       |  |

#### **Power Connections**

|            | Pin Number     |     | Description   |
|------------|----------------|-----|---------------|
| VDD        | VDDIO          | GND | Description   |
|            |                |     | Input         |
| 5          |                | 41  | receiver      |
|            |                |     | analog        |
| 11         |                | 8   | Digital power |
| 16 05 01   | 10 17 06 00 00 | 41  | DIF outputs,  |
| 16, 25, 31 | 12,17,26,32,39 | 41  | logic         |




# **Pin Descriptions**

| PIN# | PIN NAME     | PIN TYPE      | DESCRIPTION   |
|------|--------------|---------------|---|
| 1    | vSADR_tri    | LATCHED<br>IN | Tri-level latch to select SMBus Address. It has an internal 120kohm pull down resistor. See SMBus Address Selection Table.  |
| 2    | vOE6#        | IN            | Active low input for enabling output 6. This pin has an internal 120kohm pull-down. 1 = disable outputs, 0 = enable outputs.  |
| 3    | DIF6         | OUT           | Differential true clock output.   |
| 4    | DIF6#        | OUT           | Differential complementary clock output.  |
| 5    | VDDR1.8      | PWR           | Power supply for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately. Nominally 1.8V.                                    |
| 6    | CLK_IN       | IN            | True input for differential reference clock.  |
| 7    | CLK_IN#      | IN            | Complementary input for differential reference clock.   |
| 8    | GNDDIG       | GND           | Ground pin for digital circuitry.   |
| 9    | SCLK_3.3     | IN            | Clock pin of SMBus circuitry, 3.3V tolerant.  |
|      | SDATA_3.3    | I/O           | Data pin for SMBus circuitry, 3.3V tolerant.  |
|      | VDDDIG1.8    | PWR           | 1.8V digital power (dirty power).   |
|      | VDDIO        | PWR           | Power supply for differential outputs.  |
|      |              |               | Active low input for enabling output 0. This pin has an internal 120kohm pull-down.   |
| 13   | vOE0#        | IN            | 1 = disable outputs, 0 = enable outputs.  |
| 14   | DIF0         | OUT           | Differential true clock output.   |
|      | DIF0#        | OUT           | Differential complementary clock output.  |
|      | VDD1.8       | PWR           | Power supply, nominally 1.8V  |
|      | VDDIO        | PWR           | Power supply for differential outputs.  |
|      | DIF1         | OUT           | Differential true clock output.   |
|      | DIF1#        | OUT           | Differential complementary clock output.  |
|      | NC           | N/A           | No connection.  |
|      | vOE1#        | IN            | Active low input for enabling output 1. This pin has an internal 120kohm pull-down.   |
|      |              |               | 1 = disable outputs, 0 = enable outputs.  |
|      | DIF2         | OUT           | Differential true clock output.   |
| 23   | DIF2#        | OUT           | Differential complementary clock output.  |
| 24   | vOE2#        | IN            | Active low input for enabling output 2. This pin has an internal 120kohm pull-down.  1 = disable outputs, 0 = enable outputs.   |
| 25   | VDD1.8       | PWR           | Power supply, nominally 1.8V  |
| 26   | VDDIO        | PWR           | Power supply for differential outputs.  |
| 27   | DIF3         | OUT           | Differential true clock output.   |
| 28   | DIF3#        | OUT           | Differential complementary clock output.  |
| 29   | vOE3#        | IN            | Active low input for enabling output 3. This pin has an internal 120kohm pull-down.  1 = disable outputs, 0 = enable outputs.   |
| 30   | NC           | N/A           | No connection.  |
|      | VDD1.8       | PWR           | Power supply, nominally 1.8V  |
|      | VDDIO        | PWR           | Power supply for differential outputs.  |
|      | DIF4         | OUT           | Differential true clock output.   |
|      | DIF4#        | OUT           | Differential complementary clock output.  |
|      | vOE4#        | IN            | Active low input for enabling output 4. This pin has an internal 120kohm pull-down.  1 = disable outputs, 0 = enable outputs.   |
| 36   | DIF5         | OUT           | Differential true clock output.   |
|      | DIF5#        | OUT           | Differential complementary clock output.  |
|      | vOE5#        | IN            | Active low input for enabling output 5. This pin has an internal 120kohm pull-down.   |
|      |              |               | 1 = disable outputs, 0 = enable outputs.  |
| 39   | VDDIO        | PWR           | Power supply for differential outputs.  |
| 40   | ^CKPWRGD_PD# | IN            | Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal |
|      |              |               | 120kohm pull-up resistor.   |
| 41   | EPAD         | GND           | Connect paddle to ground.   |



## **Test Loads**



**Alternate Differential Output Terminations** 

| Rs | Zo  | Units   |
|----|-----|---------|
| 33 | 100 | Ohms    |
| 27 | 85  | Offilis |

## **Alternate Terminations**

The 9DBV0731 can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"</u> for details.



## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DBV0731. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER                 | SYMBOL      | CONDITIONS                     | MIN  | TYP | MAX                  | UNITS | NOTES |
|---------------------------|-------------|--------------------------------|------|-----|----------------------|-------|-------|
| Supply Voltage            | VDDx        | Applies to VDD, VDDA and VDDIO | -0.5 |     | 2.5                  | V     | 1,2   |
| Input Voltage             | $V_{IN}$    |                                | -0.5 |     | V <sub>DD</sub> +0.5 | V     | 1,3   |
| Input High Voltage, SMBus | $V_{IHSMB}$ | SMBus clock and data pins      |      |     | 3.3                  | V     | 1     |
| Storage Temperature       | Ts          |                                | -65  |     | 150                  | ô     | 1     |
| Junction Temperature      | Tj          |                                |      |     | 125                  | ô     | 1     |
| Input ESD Protection      | ESD prot    | Human Body Model               | 2000 |     |                      | ٧     | 1     |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-Clock Input Parameters**

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply voltages per normal operation conditions; see Test Loads for loading conditions

| OOM - IND)  -  - J                  |                    | ,                                      |     |     |     |       |       |
|-------------------------------------|--------------------|--|-----|-----|-----|-------|-------|
| PARAMETER                           | SYMBOL             | CONDITIONS                             | MIN | TYP | MAX | UNITS | NOTES |
| Input Crossover Voltage -<br>DIF_IN | V <sub>CROSS</sub> | Cross over voltage                     | 150 |     | 900 | mV    | 1     |
| Input Swing - DIF_IN                | V <sub>SWING</sub> | Differential value                     | 300 |     |     | mV    | 1     |
| Input Slew Rate - DIF_IN            | dv/dt              | Measured differentially                | 0.4 |     | 8   | V/ns  | 1,2   |
| Input Leakage Current               | I <sub>IN</sub>    | $V_{IN} = V_{DD}$ , $V_{IN} = GND$     | -5  |     | 5   | μA    |       |
| Input Duty Cycle                    | $d_{tin}$          | Measurement from differential waveform | 40  |     | 60  | %     | 1     |
| Input Jitter - Cycle to Cycle       | $J_{DIFIn}$        | Differential measurement               | 0   |     | 125 | ps    | 1     |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>3</sup> Not to exceed 2.5V.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero.



# **Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions**

 $TA = T_{COM}$  or  $T_{IND}$ ; Supply voltages per normal operation conditions; see Test Loads for loading conditions

| <u> </u>             | ,   | 9   |   |                      |        |                     |
|----------------------|---|---|---|----------------------|--------|---------------------|
| SYMBOL               | CONDITIONS  | MIN   | TYP   | MAX                  | UNITS  | NOTES               |
| VDDx                 | Supply voltage for core and analog  | 1.7   | 1.8   | 1.9                  | V      |                     |
| VDDIO                | Low voltage supply LP-HCSL outputs  | 0.9975  | 1.05-1.8  | 1.9                  | V      |                     |
| $T_{COM}$            | Commercial range  | 0   | 25  | 70                   | °C     | 1                   |
| $T_IND$              | Industrial range  | -40   | 25  | 85                   | Ô      | 1                   |
| $V_{IH}$             | Single-ended inputs, except SMBus   | 0.75 V <sub>DD</sub>  |   | $V_{DD} + 0.3$       | V      |                     |
| $V_{IM}$             | Single-ended tri-level inputs ('_tri' suffix)   | 0.4 V <sub>DD</sub>   |   | 0.6 V <sub>DD</sub>  | V      |                     |
| V <sub>IL</sub>      | Single-ended inputs, except SMBus   | -0.3  |   | 0.25 V <sub>DD</sub> | V      |                     |
|                      | Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD   | -5  |   | 5                    | μA     |                     |
|                      | Single-ended inputs   |   |   |                      |        |                     |
| I <sub>INP</sub>     | V <sub>IN</sub> = 0 V; inputs with internal pull-up resistors   | -200  |   | 200                  | μA     |                     |
|                      | $V_{IN} = VDD$ ; inputs with internal pull-down resistors   |   |   |                      | ·      |                     |
| F <sub>in</sub>      |   | 1   |   | 200                  | MHz    | 2                   |
|                      |   |   |   | 7                    | nΗ     | 1                   |
|                      | Logic Inputs, except DIF_IN   | 1.5   |   | 5                    | pF     | 1                   |
|                      |   | 1.5   |   | 2.7                  | pF     | 1,6                 |
|                      | Output pin capacitance  |   |   | 6                    | pF     | 1                   |
|                      |   |   |   | ,                    |        | 4.0                 |
| I STAB               | stabilization or de-assertion of PD# to 1st clock   |   |   | 1                    | ms     | 1,2                 |
| f                    | Allowable frequency for PCIe applications   | 20  |   | 22                   | \-<br> |                     |
| MODINPCIe            | (Triangular modulation)   | 30  |   | 33                   | KIIZ   |                     |
| fMODIN               |   | 0   |   | 66                   | kHz    |                     |
| INIODIN              |   |   |   |                      |        |                     |
| t <sub>I ATOF#</sub> |   | 1   |   | 3                    | clocks | 1,3                 |
| 21102                |   |   |   |                      |        |                     |
| t <sub>DRVPD</sub>   | •   |   |   | 300                  | μs     | 1,3                 |
| +_                   |   |   |   | 5                    | ne     | 2                   |
| ·                    | -   |   |   |                      |        | 2                   |
|                      |   |   |   |                      |        | 4                   |
|                      |   | 0.1   |   |                      |        | 5                   |
|                      |   | 2.1   |   |                      |        | - 5                 |
|                      |   | 4   |   | 0.4                  |        |                     |
|                      |   |   |   | 0.0                  |        | 1                   |
|                      |   | 1./   |   |                      |        | 4                   |
|                      |   |   |   |                      |        | 1                   |
| t <sub>FSMB</sub>    | (MIN VIH + 0.15V) to (MAX VIL - 0.15V)  |   |   | 300                  | ns     | 1                   |
| f <sub>MAXSMB</sub>  | Maximum SMBus operating frequency   |   |   | 400                  | kHz    | 7                   |
|                      | SYMBOL  VDDX  VDDX  VDDIO  TCOM  TIND  VIH  VIH  VIII  IIN  Fin  Lpin  CIN  CINDIF_IN  COUT  TSTAB  fMODINPCIE  fMODINPCIE  tLATOE#  tDRVPD  tF tR  VILSMB  VILSMB  VOLSMB  IPULLUP  VDDSMB  tRSMB  tRSMB | SYMBOL  VDDX  Supply voltage for core and analog  VDDIO  Low voltage supply LP-HCSL outputs  T <sub>COM</sub> Commercial range  T <sub>IND</sub> Industrial range  V <sub>IH</sub> Single-ended inputs, except SMBus  V <sub>IL</sub> Single-ended inputs, except SMBus  I <sub>IN</sub> Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD  Single-ended inputs  V <sub>IN</sub> = 0 V; inputs with internal pull-up resistors  V <sub>IN</sub> = VDD; inputs with internal pull-down resistors  F <sub>in</sub> L <sub>pin</sub> C <sub>INDIF IN</sub> C <sub>INDIF IN</sub> DIF_IN differential clock inputs  Cout  T <sub>STAB</sub> Stabilization or de-assertion of PD# to 1st clock stabilization or de-assertion of PD# to 1st clock  Allowable frequency for PCle applications  (Triangular modulation)  Allowable frequency for non-PCle applications  (Triangular modulation)  DIF start after OE# assertion  DIF stop after OE# deassertion  DIF output enable after  PD# de-assertion  t <sub>R</sub> Rise time of single-ended control inputs  t <sub>R</sub> Rise time of single-ended control inputs  V <sub>ILSMB</sub> V <sub>DDSMB</sub> = 3.3V, see note 4 for V <sub>DDSMB</sub> < 3.3V  V <sub>OLSMB</sub> Results  (Max VIL - 0.15V) to (Min VIH + 0.15V)  t <sub>FSMB</sub> (Min VIH + 0.15V) to (Max VIL - 0.15V) | VDDx         Supply voltage for core and analog         1.7           VDDIO         Low voltage supply LP-HCSL outputs         0.9975           T <sub>COM</sub> Commercial range         0           T <sub>IND</sub> Industrial range         -40           V <sub>IH</sub> Single-ended inputs, except SMBus         0.75 V <sub>DD</sub> V <sub>IM</sub> Single-ended inputs, except SMBus         -0.3           I <sub>IN</sub> Single-ended inputs, except SMBus         -0.3           I <sub>IN</sub> Single-ended inputs, except SMBus         -0.3           I <sub>INP</sub> V <sub>IN</sub> = 0 V; inputs with internal pull-up resistors         -0.3           Single-ended inputs         V <sub>IN</sub> = VDD         -5           Single-ended inputs         -200           V <sub>IN</sub> = 0 V; inputs with internal pull-down resistors         -200           V <sub>IN</sub> = 0 V; inputs with internal pull-down resistors         -200           F <sub>In</sub> 1         1.5           C <sub>INDIF,IN</sub> DIF_IN differential clock inputs         1.5           C <sub>INDIF,IN</sub> DIF_IN differential clock inputs         1.5           C <sub>OUT</sub> Output pin capacitance | VDDX                 | VDDX   | SYMBOL   CONDITIONS |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup> Time from deassertion until outputs are > 200 mV.

 $<sup>^{4}</sup>$  For  $V_{DDSMB} < 3.3V$ ,  $V_{ILSMB} < = 0.35V_{DDSMB}$ .

 $<sup>^{5}</sup>$  For  $V_{DDSMB} < 3.3V$ ,  $V_{IHSMB} > = 0.65V_{DDSMB}$ .

<sup>&</sup>lt;sup>6</sup> DIF\_IN input.

<sup>&</sup>lt;sup>7</sup> The differential input clock must be running for the SMBus to be active.



## **Electrical Characteristics-DIF Low-Power HCSL Outputs**

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER              | SYMBOL     | CONDITIONS                                     | MIN  | TYP  | MAX  | UNITS | NOTES |
|------------------------|------------|--|------|------|------|-------|-------|
| Slew rate              | Trf        | Scope averaging on 3.0V/ns setting             | 2.3  | 3.4  | 4.3  | V/ns  | 1,2,3 |
| Siew rate              | 111        | Scope averaging on 2.0V/ns setting             | 1.4  | 2.2  | 3.1  | V/ns  | 1,2,3 |
| Slew rate matching     | ΔTrf       | Slew rate matching, Scope averaging on         |      | 5    | 20   | %     | 1,2,4 |
| Voltage High           | $V_{HIGH}$ | Statistical measurement on single-ended signal | 660  | 774  | 850  | mV    | 7     |
| Voltage Low            | $V_{LOW}$  | using oscilloscope math function. (Scope       | -150 | 0    | 150  | IIIV  | 7     |
| Max Voltage            | Vmax       | Measurement on single ended signal using       |      | 813  | 1150 | mV    | 7     |
| Min Voltage            | Vmin       | absolute value. (Scope averaging off)          | -300 | -55  |      | IIIV  | 7     |
| Vswing                 | Vswing     | Scope averaging off                            | 300  | 1548 |      | mV    | 1,2   |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off                            | 250  | 404  | 550  | mV    | 1,5   |
| Crossing Voltage (var) | Δ-Vcross   | Scope averaging off                            |      | 12   | 140  | mV    | 1,6   |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.  $C_L = 2pF$  with  $R_S = 33Ω$  for Zo = 50Ω (100Ω differential trace impedance).

## **Electrical Characteristics-Current Consumption**

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                | SYMBOL              | CONDITIONS                        | MIN | TYP | MAX | UNITS | NOTES |
|--------------------------|---------------------|-----------------------------------|-----|-----|-----|-------|-------|
|                          | I <sub>DDAOP</sub>  | VDDR @100MHz                      |     | 2.5 | 5   | mA    | 1     |
|                          | I <sub>DDDOP</sub>  | VDDIG, All outputs @100MHz        |     | 4.6 | 7   | mA    | 1     |
| Operating Supply Current | I <sub>DDIOOP</sub> | VDD1.8+VDDIO, All outputs @100MHz |     | 27  | 32  | mA    | 1     |
|                          | I <sub>DDPD</sub>   | VDDR, CKPWRGD_PD# = 0             |     | 0.4 | 0.7 | mA    | 1, 2  |
|                          | I <sub>DDDZ</sub>   | VDDDIG, CKPWRGD_PD# = 0           |     | 0.4 | 0.8 | mA    | 1, 2  |
| Powerdown Current        | I <sub>DDIODZ</sub> | VDD1.8+VDDIO, CKPWRGD_PD# = 0     |     | 0.0 | 0.1 | mA    | 1, 2  |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

 $<sup>^{7}</sup>$  660mV Vhigh is the minimum when VDDIO is >= 1.05V +/-5%. If VDDIO is < 1.05V +/-5%, the minimum Vhigh will be VDDIOmin - 250mV. For example for VDDIO = 0.9V +/-5%, VHIGHmin will be 860mV - 250mV = 610mV.

<sup>&</sup>lt;sup>2</sup> Input clock stopped.



## Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER              | SYMBOL                  | CONDITIONS                       | MIN  | TYP  | MAX  | UNITS | NOTES |
|------------------------|-------------------------|----------------------------------|------|------|------|-------|-------|
| Duty Cycle Distortion  | t <sub>DCD</sub>        | Measured differentially, @100MHz | -1   | -0.1 | 0.5  | %     | 1,3   |
| Skew, Input to Output  | t <sub>pdBYP</sub>      | V <sub>T</sub> = 50%             | 1800 | 2342 | 3000 | ps    | 1     |
| Skew, Output to Output | t <sub>sk3</sub>        | V <sub>T</sub> = 50%             |      | 37   | 60   | ps    | 1,4   |
| Jitter, Cycle to cycle | t <sub>jcy c-cy c</sub> | Additive Jitter                  |      | 0.1  | 5    | ps    | 1,2   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

#### **Electrical Characteristics-Phase Jitter Parameters**

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

|                       |                         |   |     |      |         | INDUSTRY |             |           |
|-----------------------|-------------------------|---|-----|------|---------|----------|-------------|-----------|
| PARAMETER             | SYMBOL                  | CONDITIONS  | MIN | TYP  | MAX     | LIMIT    | UNITS       | Notes     |
|                       | t <sub>jphPCleG1</sub>  | PCle Gen 1  |     | 0.1  | 5       | N/A      | ps (p-p)    | 1,2,3,5   |
|                       |                         | PCIe Gen 2 Lo Band  |     | 0.1  | 0.4     | N/A      | ps          | 1,2,3,4,5 |
|                       | t                       | 10kHz < f < 1.5MHz  |     | 0.1  | 0.4     | IN/A     | (rms)       | 1,2,0,4,0 |
|                       | t <sub>jphPCleG2</sub>  | PCIe Gen 2 High Band  |     | 0.01 | .01 0.4 | N/A      | ps          | 1,2,3,4   |
|                       |                         | 1.5MHz < f < Nyquist (50MHz)  |     | 0.01 | 0.4     | IN/A     | (rms)       | 1,2,0,4   |
|                       | t                       | PCIe Gen 3  |     | 0.00 | 0.1     | N/A      | ps          | 1,2,3,4   |
| Additive Phase Jitter | t <sub>jphPCleG3</sub>  | (PLL BW of 2-4MHz, CDR = 10MHz)   |     | 0.00 | 0.1     | IV/A     | (rms)       | 1,2,0,4   |
|                       | t <sub>jphSGMIIM0</sub> | 125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz |     | 165  | 200     | N/A      | fs<br>(rms) | 1,6       |
|                       | t <sub>jphSGMIIM1</sub> | 125MHz, 12kHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz  |     | 251  | 300     | N/A      | fs<br>(rms) | 1,6       |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>&</sup>lt;sup>4</sup> All outputs at default slew rate

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.


<sup>&</sup>lt;sup>4</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

<sup>&</sup>lt;sup>5</sup> Driven by 9FGV0831 or equivalent

<sup>&</sup>lt;sup>6</sup> Rohde&Schwarz SMA100



## Additive Phase Jitter Plot: 125M (12kHz to 20MHz)





#### **General SMBus Serial Interface Information**

#### **How to Write**

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| Index Block Write Operation |            |        |                      |  |  |  |  |
|-----------------------------|------------|--------|----------------------|--|--|--|--|
| Controll                    | er (Host)  |        | IDT (Slave/Receiver) |  |  |  |  |
| Т                           | starT bit  |        |                      |  |  |  |  |
| Slave A                     | Address    |        |                      |  |  |  |  |
| WR                          | WRite      |        |                      |  |  |  |  |
|                             |            |        | ACK                  |  |  |  |  |
| Beginning                   | g Byte = N |        |                      |  |  |  |  |
|                             |            |        | ACK                  |  |  |  |  |
| Data Byte                   | Count = X  |        |                      |  |  |  |  |
|                             |            |        | ACK                  |  |  |  |  |
| Beginnir                    | ng Byte N  |        |                      |  |  |  |  |
|                             |            |        | ACK                  |  |  |  |  |
| 0                           |            | ×      |                      |  |  |  |  |
| 0                           |            | X Byte | 0                    |  |  |  |  |
| 0                           |            | Ю      | 0                    |  |  |  |  |
|                             |            |        | 0                    |  |  |  |  |
| Byte N                      | + X - 1    |        |                      |  |  |  |  |
|                             |            |        | ACK                  |  |  |  |  |
| Р                           | stoP bit   |        |                      |  |  |  |  |

Note: Read/Write address is latched on SADR pin.

#### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

|      | peration        |        |                      |
|------|-----------------|--------|----------------------|
| Cor  | ntroller (Host) |        | IDT (Slave/Receiver) |
| Т    | starT bit       |        |                      |
| SI   | ave Address     |        |                      |
| WR   | WRite           |        |                      |
|      |                 |        | ACK                  |
| Begi | nning Byte = N  |        |                      |
|      |                 |        | ACK                  |
| RT   | Repeat starT    |        |                      |
| SI   | ave Address     |        |                      |
| RD   | ReaD            |        |                      |
|      |                 |        | ACK                  |
|      |                 |        |                      |
|      | •               |        | Data Byte Count=X    |
|      | ACK             |        |                      |
|      |                 |        | Beginning Byte N     |
|      | ACK             |        |                      |
|      |                 | ē      | 0                    |
|      | 0               | X Byte | 0                    |
|      | 0               | ×      | 0                    |
|      | 0               |        |                      |
|      |                 |        | Byte N + X - 1       |
| N    | Not acknowledge |        |                      |
| Р    | stoP bit        |        |                      |

10



#### SMBus Table: Output Enable Register <sup>1</sup>

| Byte 0 | Name     | Control Function |    | 0       | 1               | Default |  |
|--------|----------|------------------|----|---------|-----------------|---------|--|
| Bit 7  | DIF OE5  | Output Enable    | RW | Low/Low | OE# pin control | 1       |  |
| Bit 6  | DIF OE4  | Output Enable    | RW | Low/Low | OE# pin control | 1       |  |
| Bit 5  |          | Reserved         |    |         |                 | 1       |  |
| Bit 4  | DIF OE3  | Output Enable    | RW | Low/Low | OE# pin control | 1       |  |
| Bit 3  | DIF OE2  | Output Enable    | RW | Low/Low | OE# pin control | 1       |  |
| Bit 2  | DIF OE1  | Output Enable    | RW | Low/Low | OE# pin control | 1       |  |
| Bit 1  | Reserved |                  |    |         |                 |         |  |
| Bit 0  | DIF OE0  | Output Enable    | RW | Low/Low | OE# pin control | 1       |  |

<sup>1.</sup> A low on these bits will overide the OE# pin and force the differential output Low/Low

#### SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name        | Control Function                                 | Туре | 0         | 1         | Default |  |
|--------|-------------|--|------|-----------|-----------|---------|--|
| Bit 7  |             | Reserved   |      |           |           | 0       |  |
| Bit 6  |             | Reserved   |      |           |           | 1       |  |
| Bit 5  | DIF OE6     | DIF OE6 Output Enable RW Low/Low OE# pin control |      |           |           |         |  |
| Bit 4  | Reserved    |  |      |           |           |         |  |
| Bit 3  | Reserved    |  |      |           |           |         |  |
| Bit 2  |             | Reserved   |      |           |           | 1       |  |
| Bit 1  | AMPLITUDE 1 | Controls Output Amplitude                        | RW   | 00 = 0.6V | 01 = 0.7V | 1       |  |
| Bit 0  | AMPLITUDE 0 | Controls Catput Amplitude                        | RW   | 10= 0.8V  | 11 = 0.9V | 0       |  |

<sup>1.</sup> A low on the DIF OE bit will overide the OE# pin and force the differential output Low/Low

#### SMBus Table: DIF Slew Rate Control Register

| Byte 2 | Name Control Function T |                          | Туре | 0            | 1            | Default |  |
|--------|-------------------------|--------------------------|------|--------------|--------------|---------|--|
| Bit 7  | SLEWRATESEL DIF5        | Adjust Slew Rate of DIF5 | RW   | Slow Setting | Fast Setting | 1       |  |
| Bit 6  | SLEWRATESEL DIF4        | Adjust Slew Rate of DIF4 | RW   | Slow Setting | Fast Setting | 1       |  |
| Bit 5  |                         | Reserved                 |      |              |              | 1       |  |
| Bit 4  | SLEWRATESEL DIF3        | Adjust Slew Rate of DIF3 | RW   | Slow Setting | Fast Setting | 1       |  |
| Bit 3  | SLEWRATESEL DIF2        | Adjust Slew Rate of DIF2 | RW   | Slow Setting | Fast Setting | 1       |  |
| Bit 2  | SLEWRATESEL DIF1        | Adjust Slew Rate of DIF1 | RW   | Slow Setting | Fast Setting | 1       |  |
| Bit 1  | Reserved                |                          |      |              |              |         |  |
| Bit 0  | SLEWRATESEL DIF0        | Adjust Slew Rate of DIF0 | RW   | Slow Setting | Fast Setting | 1       |  |

#### SMBus Table: DIF Slew Rate Control Register

| Byte 3 | Name             | Control Function         | Туре | 0            | 1            | Default |  |
|--------|------------------|--------------------------|------|--------------|--------------|---------|--|
| Bit 7  | Reserved         |                          |      |              |              |         |  |
| Bit 6  |                  | Reserved                 |      |              |              | 1       |  |
| Bit 5  |                  | Reserved                 |      |              |              | 0       |  |
| Bit 4  | Reserved         |                          |      |              |              |         |  |
| Bit 3  |                  | Reserved                 |      |              |              | 0       |  |
| Bit 2  |                  | Reserved                 |      |              |              | 1       |  |
| Bit 1  | Reserved         |                          |      |              |              |         |  |
| Bit 0  | SLEWRATESEL DIF6 | Adjust Slew Rate of DIF6 | RW   | Slow Setting | Fast Setting | 1       |  |

Byte 4 is Reserved and reads back 'hFF



#### SMBus Table: Revision and Vendor ID Register

| Byte 5 | Name | Control Function | Туре | 0            | 1      | Default |
|--------|------|------------------|------|--------------|--------|---------|
| Bit 7  | RID3 |                  | R    | A rev = 0000 |        | 0       |
| Bit 6  | RID2 | Revision ID      | R    |              |        | 0       |
| Bit 5  | RID1 |                  | R    | A lev -      | - 0000 | 0       |
| Bit 4  | RID0 |                  | R    |              |        | 0       |
| Bit 3  | VID3 |                  | R    |              |        | 0       |
| Bit 2  | VID2 | VENDOR ID        | R    | 0001         | - IDT  | 0       |
| Bit 1  | VID1 | VENDOR ID        | R    | 0001         | וטו –  | 0       |
| Bit 0  | VID0 |                  | R    |              |        | 1       |

#### **SMBus Table: Device Type/Device ID**


| Byte 6 | Name         | Control Function | Туре | 0             | 1               | Default |
|--------|--------------|------------------|------|---------------|-----------------|---------|
| Bit 7  | Device Type1 | Device Type      | R    | 00 = FGV,     | 01 = DBV,       | 1       |
| Bit 6  | Device Type0 | Device Type      | R    | 10 = DMV, 11= | DBV fanout only | 1       |
| Bit 5  | Device ID5   |                  | R    |               |                 | 0       |
| Bit 4  | Device ID4   |                  | R    |               |                 | 0       |
| Bit 3  | Device ID3   | Device ID        | R    | 000111 bina   | n, or 07 box    | 0       |
| Bit 2  | Device ID2   | Device iD        | R    | 000111 billa  | ly of or fiex   | 1       |
| Bit 1  | Device ID1   |                  | R    |               |                 | 1       |
| Bit 0  | Device ID0   |                  | R    |               |                 | 1       |

#### SMBus Table: Byte Count Register

| Byte 7 | Name     | Control Function       | Туре | 0                      | 1                     | Default |  |  |
|--------|----------|------------------------|------|------------------------|-----------------------|---------|--|--|
| Bit 7  | Reserved |                        |      |                        |                       |         |  |  |
| Bit 6  |          | Reserved               |      |                        |                       | 0       |  |  |
| Bit 5  | Reserved |                        |      |                        |                       |         |  |  |
| Bit 4  | BC4      |                        | RW   |                        |                       | 0       |  |  |
| Bit 3  | BC3      |                        | RW   | Writing to this regist | er will configure how | 1       |  |  |
| Bit 2  | BC2      | Byte Count Programming | RW   | many bytes will be r   | read back, default is | 0       |  |  |
| Bit 1  | BC1      |                        | RW   | = 8 b                  | ytes.                 | 0       |  |  |
| Bit 0  | BC0      |                        | RW   |                        |                       | 0       |  |  |



## **Marking Diagrams**





#### Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.


## **Thermal Characteristics**

| PARAMETER          | SYMBOL         | CONDITIONS                      | PKG    | TYP<br>VALUE | UNITS | NOTES |
|--------------------|----------------|---------------------------------|--------|--------------|-------|-------|
|                    | $\theta_{JC}$  | Junction to Case                |        | 42           | °C/W  | 1     |
|                    | $\theta_{Jb}$  | Junction to Base                |        | 2.4          | °C/W  | 1     |
| Thermal Resistance | $\theta_{JA0}$ | Junction to Air, still air      | NDG40  | 39           | °C/W  | 1     |
| Theimai nesistance | $\theta_{JA1}$ | Junction to Air, 1 m/s air flow | INDG40 | 33           | °C/W  | 1     |
|                    | $\theta_{JA3}$ | Junction to Air, 3 m/s air flow |        | 28           | °C/W  | 1     |
|                    | $\theta_{JA5}$ | Junction to Air, 5 m/s air flow |        | 27           | °C/W  | 1     |

<sup>&</sup>lt;sup>1</sup>ePad soldered to board




## Package Outline and Dimensions (NDG40). Use EPAD Option P1.





## Package Outline and Dimensions (NDG40), cont. Use EPAD Option P1.





# **Ordering Information**

| Part / Order Number | Shipping Packaging | Package       | Temperature   |
|---------------------|--------------------|---------------|---------------|
| 9DBV0731AKLF        | Trays              | 40-pin VFQFPN | 0 to +70° C   |
| 9DBV0731AKLF        | Tape and Reel      | 40-pin VFQFPN | 0 to +70° C   |
| 9DBV0731AKILF       | Trays              | 40-pin VFQFPN | -40 to +85° C |
| 9DBV0731AKILF       | Tape and Reel      | 40-pin VFQFPN | -40 to +85° C |

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## **Revision History**

| Rev. | Initiator | Issue Date | Description  | Page #     |
|------|-----------|------------|--|------------|
| Α    | RDW       | 7/28/2014  | <ol> <li>Updated front page text</li> <li>Updated block diagram</li> <li>Updated electrical tables</li> <li>Updated test loads diagrams.</li> <li>Updated Smbus byte 2, 3 and 6 labeling. Functionality did not change.</li> <li>Move to final.</li> </ol>   | Various    |
| В    | RDW       | 8/27/2014  | Updated min Vhigh on DIF outputs from 630mV to 660mV, correcting a typo.   | 7          |
| С    | RDW       | 8/28/2014  | Corrected Supply Voltage in Absolute Maximum Ratings.     Lowered additive phase jitter specs.   | Various    |
| D    | RDW       | 3/28/2016  | <ol> <li>Revised front page text extensively.</li> <li>Added note about Spread Spectrum Compatibility to the features.</li> <li>Change pin names of VDDA1.8 to VDD1.8 to clarify that this part does not have a PLL. This is a document change only. There is no silicon change.</li> <li>Corrected OE6# to indicate an internal pull down, not a pull up.</li> <li>Added epad nomenclature to DS</li> <li>Updated package drawing to latest version - no package change.</li> <li>Added reference to AN-891.</li> <li>Updated "Current Consumption" table to remove references to VDDA1.8</li> <li>Added "RMS additive phase jitter: 251fs" to phase noise plot</li> <li>Updated "Clock Input Parameters" table for consistency - no silicon change.</li> <li>Updated "Output Duty Cycle, Jitter, Skew and PLL Characteristics" and "Phase Jitter" tables to remove references to bypass mode.</li> </ol> | 1-5,7-9 14 |
| E    | RDW       | 3/10/2017  | <ol> <li>Removed "Bypass Mode" reference in note 3 under Output Duty Cycle table.</li> <li>Change VDDA to VDDO1.8 in Current Consumption table.</li> <li>Corrected spelling errors/typos.</li> <li>Update Additive Phase Jitter conditions for PCIe Gen3.</li> <li>Updated package outline dimensions drawings.</li> </ol>   | 8,14,15    |

<sup>&</sup>quot;A" is the device revision designator (will not correlate with the datasheet revision).



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com/go/sales **Tech Support** 

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit <a href="https://www.idt.com/go/glossary">www.idt.com/go/glossary</a>. Integrated Device Technology, Inc.. All rights reserved.