### 6-OUTPUT LOW-POWER DIFFERENTIAL SYNTHESIZER FOR PCIE GEN1/2/3

### 9FGL639

### **Description**

The 9FGL639 is a 6-output low-power clock sythesizer for PCIe Gen1/2/3. It runs from a 25MHz XTAL, provides spread spectrum capability, and has an SMBus for software control of the device.

## **Recommended Application**

6 - Output Low-Power Differential Synthesizer for PCIe Gen1/2/3

## **Output Features**

• 6 - Differential low power push pull HCSL-compatible (LP-HCSL) output pairs

### **Features/Benefits**

- 32-pin QFN; Space-savings
- LP-HCSL outputs/Low power consumption, reduced component count
- PCIe Gen1/2/3 /Supports latest systems
- Spread Spectrum Capability; reduced EMI when needed
- D2/D3 SMBus Write/Read SMBus address

## **Key Specifications**

- Cycle-to-cycle jitter <50ps</li>
- Output-to-output skew <100 ps
- Current consumption < 50mA
- PCIe Gen2 phase jitter <3.0ps RMS
- PCIe Gen3 phase jitter <1.0ps RMS



## **Block Diagram**



### **Power Management**

OE# (SMBUS)	<b>Differential Outputs</b>
1	DIF/DIF# = running
0	DIF/DIF# = Low/Low

Pin#	Pin Name	Туре	Pin Description			
1	NC	N/A	No Connection.			
2	VDD	PWR	Power supply, nominal 3.3V			
3	NC	N/A	No Connection.			
4	GND	PWR	Ground pin.			
5	GND	PWR	Ground pin.			
6	DIF_0	OUT	0.7V differential true clock output			
7	DIF_0#	OUT	0.7V differential Complementary clock output			
8	VDD	PWR	Power supply, nominal 3.3V			
9	DIF_1	OUT	V differential true clock output			
10	DIF_1#	OUT	0.7V differential Complementary clock output			
11	DIF_2	OUT	0.7V differential true clock output			
12	DIF_2#	OUT	0.7V differential Complementary clock output			
13	GND	PWR	Ground pin.			
14	VDD	PWR	Power supply, nominal 3.3V			
15	DIF_3#	OUT	0.7V differential Complementary clock output			
16	DIF_3	OUT	0.7V differential true clock output			
17	DIF_4#	OUT	0.7V differential Complementary clock output			
18	DIF_4	OUT	0.7V differential true clock output			
19	VDD	PWR	Power supply, nominal 3.3V			
20	DIF_5#	OUT	0.7V differential Complementary clock output			
21	DIF_5	OUT	0.7V differential true clock output			
22	GND	PWR	Ground pin.			
23	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant			
24	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant			
25	X2_25	OUT	Crystal output, Nominally 25.00MHz.			
26	XIN/CLKIN_25	IN	Crystal input or Reference Clock input. Nominally 25MHz.			
27	GND	PWR	Ground pin.			
28	NC	N/A	No Connection.			
29	VDD	PWR	Power supply, nominal 3.3V			
30	NC	N/A	No Connection.			
31	GND	PWR	Ground pin.			
32	VDD	PWR	Power supply, nominal 3.3V			

### How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time

Index Block Write Operation

Controller (host) sends a Stop bit

### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Read Operation									
Co	ntroller (Host)		IDT (Slave/Receiver)						
Т	starT bit								
S	lave Address								
WR	WRite								
			ACK						
Beg	inning Byte = N								
			ACK						
RT	Repeat starT								
S	lave Address								
RD	RD ReaD								
			ACK						
			Data Byte Count=X						
	ACK								
			Beginning Byte N						
	ACK								
		e	0						
	0	B	0						
	0	×	0						
	0								
			Byte N + X - 1						
N	Not acknowledge								
Р	stoP bit								

	IIIUEX DI	UCK	while Operation
Control	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnir	ng Byte N		
			ACK
0		×	
0		Вч	0
0		Ö	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Read Address	Write Address
D2 <sub>(H)</sub>	D3 <sub>(H)</sub>

### SMBus Table: Device Control Register, READ/WRITE ADDRESS (D2/D3)

Byt	Byte 0 Pin #		Name	Control Function	Туре	0	1	Default	
Bit 7		-		Reserv	ed			0	
Bit 6	- Reserved							0	
Bit 5			Spre	ead Enable	RW	Off	-0.50%	1	
Bit 4		-		Reserved					
Bit 3		-		Reserved					
Bit 2		-		Reserved					
Bit 1		-	Р						
Bit 0		-		Reserv	ed			0	

### SMBus Table: Output Enable Register

Byt	Byte 1 Pin		Name	Control Function	Туре	0	1	Default		
Bit 7	-			Reserve	ed			0		
Bit 6	-		-		DIF_0 EN	Output Enable	RW	Disable	Enable	1
Bit 5	- Reserved							0		
Bit 4	-	- Reserved						0		
Bit 3	-		DIF_1 EN	Output Enable	RW	Disable	Enable	1		
Bit 2	-			Reserved						
Bit 1	-		Reserved							
Bit 0	-			Reserve	ed			0		

### SMBus Table: Reserved Register

Byt	yte 2 Pin #		# Name Control Function Type 0 1		1	Default			
Bit 7	-			Reserve	ed			0	
Bit 6	-			Reserve	ed			0	
Bit 5	-	- Reserved							
Bit 4	-			Reserved					
Bit 3	-			Reserved					
Bit 2	-			Reserved					
Bit 1	-		Reserved						
Bit 0	-			Reserve	ed			0	

### SMBus Table: Output Enable Register

Byt	Byte 3 Pin #		Name	Control Function	Туре	0	1	Default	
Bit 7	-		-		- DIF_5 EN Output Enable RW Disab		Disable	Enable	1
Bit 6	-		DIF_4 EN	Output Enable	RW	Disable	Enable	1	
Bit 5	-	- Reserved						0	
Bit 4	-		Reserved						
Bit 3	-			Reserve	ed			0	
Bit 2	-			Reserved					
Bit 1	-		Reserved						
Bit 0	-			Reserve	ed			0	

### SMBus Table: Reserved Register

By	Byte 4 Pin #		Pin #	N	ame	Co	ontrol Fu	unction	Туре		0	1	Default
Bit 7		-						Resen	/ed				0
Bit 6	- Reserved						0						
Bit 5	- Reserved						0						
Bit 4		-			Reserved						0		
Bit 3		-			Reserved						0		
Bit 2		-			Reserved						0		
Bit 1		-			Reserved						0		
Bit 0		- Reserved						0					

### SMBus Table: Output amplitude adjustment

Byt	te 5	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	-			Amplitude adjustment	RW	00=700mV 01=800mV 10=900mV 11=1000mV		0
Bit 6	-		Dii _0/0 / IIII		RW			1
Bit 5	-			Amplitude adjustment	RW	00=7 01=8	00mV 00mV	0
Bit 4	4 -				RW	10=900mV 11=1000mV		1
Bit 3	-			Reserve	ed			0
Bit 2	-			Reserve	ed			0
Bit 1	-			Amplitude adjustment	RW	00=7 01=8	00mV 00mV	0
Bit 0	Bit O -				RW	10=900mV 11=1000mV		1

### SMBus Table: Reserved Register

Byt	/te 6 Pin #		Pin # Name Control Function		Туре	0	1	Default	
Bit 7	-			Reserve	ed			0	
Bit 6	- Reserved						0		
Bit 5	- Reserved						0		
Bit 4	-		Reserved					0	
Bit 3	-			Reserved					
Bit 2	-			Reserved					
Bit 1	-		Reserved					0	
Bit 0	-			Reserve	ed			0	

### SMBus Table: Vendor & Revision ID Register

Byt	e 7	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7		-	RID3		R	-	-	0
Bit 6	-		RID2		R	-	-	0
Bit 5		-	RID1		R	-	-	0
Bit 4	t4 -		RID0		R	-	-	0
Bit 3		-	VID3		R	-	-	0
Bit 2		-	VID2		R	-	-	0
Bit 1		-	VID1		R	-	-	0
Bit 0	-		VID0		R	-	-	1
	TPUT LO	N-POWER	R DIFFERENTIAL SYNT	HESIZER FOR PCIE GEN1/2/	3 6	-	9FGL639	REV

#### SMBus Table: Reserved Register

Byt	te 8	Pin #	Name	Control Function	Туре	0	1	Default			
Bit 7				Reserve	ed			0			
Bit 6				Reserve	ed			0			
Bit 5				Reserved							
Bit 4				Reserved							
Bit 3				Reserve	ed			1			
Bit 2				Reserved							
Bit 1				Reserved							
Bit 0				Reserve	ed			1			

### SMBus Table: Output Enable Register

Byt	te 9	Pin #	Name Control Function		Туре	0	1	Default			
Bit 7				Reserved							
Bit 6	- DIF_		DIF_3 EN	Output Enable	RW	Disable	Enable	1			
Bit 5	-		DIF_2 EN	Output Enable	RW	Disable	Enable	1			
Bit 4				Reserved							
Bit 3				Reserv	ed			0			
Bit 2				Reserv	ed			0			
Bit 1				Reserved							
Bit 0				Reserv	ed			0			



Stresses above the ratings listed below can cause permanent damage to the 9FGL639. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Logic Supply Voltage	VDD				4.6	V	1,2
Input Low Voltage	V <sub>IL</sub>		GND-0.5			V	1
Input High Voltage	V <sub>IH</sub>	Except for SMBus interface			V <sub>DD</sub> +0.5V	V	1
Input High Voltage	VIHSMB	SMBus clock and data pins			5.5V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	Р			V	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

## **Electrical Characteristics–Input/Supply/Common Output Parameters**

TA =  $T_{COM}$ : Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS	NOTES
Ambient Operating Temperature	Т <sub>СОМ</sub>	Commmercial range	0		70	°C	1
Input Frequency	F <sub>in</sub>	X1 pin		25.000		MHz	1
Pin Inductance	L <sub>pin</sub>				7	nH	1
	CIN	Logic Inputs	1.5		5	pF	1
Capacitance	CINXTAL	Crystal inputs			6	pF	1
	COUT	Output pin capacitance			6	pF	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization to 1st clock		0.356	1.8	ms	1,2
SS Modulation Frequency	f <sub>MODIN</sub>	Allowable Frequency (Triangular Modulation)	30	31.500	33	kHz	1
Tfall	t <sub>F</sub>	Fall time of control inputs			5	ns	1,2
Trise	t <sub>R</sub>	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	VILSMB				0.8	V	1
SMBus Input High Voltage	VIHSMB		2.1		V <sub>DDSMB</sub>	V	1
SMBus Output Low Voltage	V <sub>OLSMB</sub>	@ I <sub>PULLUP</sub>			0.4	V	1
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4			mA	1
Nominal Bus Voltage	V <sub>DDSMB</sub>	3V to 5V +/- 10%	2.7		5.5	V	1
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			100	kHz	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

#### $T_A = T_{COM}$ ; Supply Voltage VDD = 3.3 V +/-5%, See Test Loads for loading conditions

		···, · · · · · · · · · · · · · · · ·					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1	3	4	V/ns	1, 2, 3
Slew rate matching	ΔTrf	Slew rate matching, Scope averaging on		5	20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal	660	914	850	m\/	1
Voltage Low	VLow	averaging on)		-8	150		1
Max Voltage	Vmax	Measurement on single ended signal using		937	1150	m\/	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	Р	-42			1
Vswing	Vswing	Scope averaging off	300			mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	300	510	550	mV	1, 5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		18	140	mV	1, 6

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.  $C_L = 2pF$  with  $R_S = 33\Omega$  for  $Zo = 50\Omega$  (100 $\Omega$  differential trace impedance).

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate of Clock / falling edge rate of Clock#. It is measured in a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope uses for the edge rate calculations.

<sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of V\_cross\_min/max (V\_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V\_cross\_delta to be smaller than V\_cross abs.

## **Electrical Characteristics–Current Consumption**

TA =  $T_{COM}$ . Supply Voltage VDD = 3.3 V +/-5%, See Test Loads for loading conditions

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS	NOTES
Operating Supply Current	I <sub>DD3.3</sub>	VDD, All outputs active @100MHz		41	50	mA	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

### Electrical Characteristics–Output Duty Cycle, Jitter, and Skew Characteristics

TA = T<sub>COM:</sub> Supply Voltage VDD = 3.3 V +/-5%, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	50.3	55	%	1
Skew, Output to Output	t <sub>sk3</sub>	V <sub>T</sub> = 50%		29	100	ps	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	PLL mode		29	50	ps	1,3

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>3</sup> Measured from differential waveform

### TA = $T_{COM}$ ; Supply Voltage VDD = 3.3 V +/-5%, See Test Loads for loading conditions

		-					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCIe Gen 1		29.4	86	ps (p-p)	1,2,3,6
		PCIe Gen 2 Lo Band		1 /	3	ps	126
	t <sub>jphPCleG2</sub>	10kHz < f < 1.5MHz		1.4	5	(rms)	1,2,0
Phase litter PCI Express		PCIe Gen 2 High Band		10 3	31	ps	126
Thase officer, T OF Express		1.5MHz < f < Nyquist (50MHz)		1.0	0.1	(rms)	1,2,0
		PCIe Gen 3					1015
	t <sub>iphPCleG3</sub>	(PLL BW of 2MHz-4MHz or 2MHz-5MHz,		0.45	1	ps (rma)	1,2,4,5,
	"	CDR = 10MHz)				(ms)	Ö

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> See http://www.pcisig.com for complete specs

<sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>6</sup> Applies to all differential outputs



Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		34		° C/W
Ambient	$\theta_{JA}$	1 m/s air flow		29		° C/W
	θ <sub>JA</sub>	3 m/s air flow		27		° C/W
Thermal Resistance Junction to Case	θ <sub>JC</sub>			32		° C/W

## **Marking Diagram**



### Notes:

- 1. Line 2: truncated part number
- 2. "L" denotes RoHS compliant package.
- 3. 'YYWW' is the last two digits of the year and week that the part was assembled.
- 4. 'COO' denotes country of origin.
- 5. 'LOT' deontes lot number.





## **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
9FGL639AKLF	see page 11	Trays	32-pin MLF	0 to +70° C
9FGL639AKLFT		Tape and Reel	32-pin MLF	0 to +70° C

#### "LF" suffix to the part number are the Pb-Free configuration, RoHS compliant.

#### "A" is the device revision designator (will not correlate with the datasheet revision).

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Rev.	Issue Date	WHO	Description	Page #
0.1	09/26/11	RDW	Initial Release	-
A	06/13/12	RDW	<ol> <li>Updated Gen-des and data sheet titles</li> <li>Updated electrical tables with characterization data</li> <li>Changed all references of PCIe to PCIe Gen1/2/3.</li> <li>Added LP-HCSL nomenclature</li> <li>Move to final and post to web.</li> </ol>	Various



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/