

## Description

The 9FGV1002B is a member of IDT's PhiClock™ programmable clock generator family. The 9FGV1002B provides four copies of a single integer, fractional or spread-spectrum frequency and two copies of the crystal reference input. Two select pins allow for hardware selection of the desired configuration, or two I<sup>2</sup>C bits allow easy software selection of the desired configuration. The user may configure any one of the four OTP configurations as the default when operating in I<sup>2</sup>C mode. Four unique I<sup>2</sup>C addresses are available, allowing easy I<sup>2</sup>C access to multiple components.

## Typical Applications

- HPC
- Storage
- 10G/25G/100G Ethernet
- NVLink
- eSSDs


## Output Features

- 4 programmable output pairs plus 2 LVCMOS REF outputs
- 1 integer, fractional or spread spectrum output frequency per configuration
- 10MHz–325MHz LVDS or LP-HCSL outputs
- 10MHz–200MHz LVCMOS outputs

## Key Specifications

- 274fs rms typical phase jitter at 156.25MHz (12kHz–20MHz)
- < 0.2ps rms PCIe Gen4 Common Clocked jitter at 100MHz

## Block Diagram



## Features

- 1.8V to 3.3V power supplies
- Individual 1.8V to 3.3V V<sub>DD0</sub> for each output pair
- Supports HCSL, LVDS and LVCMOS I/O standards
- Supports LVPECL and CML logic with easy AC coupling – see application note [AN-891](#) for alternate terminations
- HCSL utilizes IDT's LP-HCSL technology for improved performance, lower power and higher integration:
  - Programmable output impedance of 85Ω or 100Ω
- On-board OTP supports up to 4 complete configurations
- Configuration selected via strapping pins or I<sup>2</sup>C
- Internal crystal load capacitors
- < 125mW at 1.8V with LP-HCSL outputs at 100MHz (LP-HCSL)
- 4 programmable I<sup>2</sup>C addresses: D0, D2, D4, D6
- Supported by IDT [Timing Commander™](#) software and Web Configuration tool
- Space saving 4 × 4 mm 24-VFQFPN package with integrated crystal option (9FGV1002BQ)
- Programmable spread spectrum modulation frequency and amount

## PCIe Clocking Architectures

- PCIe Gen1–4 Common Clocked (CC)
- Independent Reference without spread spectrum (SRnS)
- Independent Reference with spread spectrum (SRnS)

# Contents

Description .....	1
Typical Applications .....	1
Output Features .....	1
Key Specifications .....	1
Features .....	1
PCIe Clocking Architectures .....	1
Block Diagram .....	1
OE Mapping .....	3
Pin Assignments .....	3
Pin Descriptions .....	4
Absolute Maximum Ratings .....	5
Thermal Characteristics .....	5
Recommended Operating Conditions .....	6
Electrical Characteristics .....	6
I2C Bus Characteristics .....	12
Test Loads .....	13
Phase Noise Plot .....	14
Crystal Characteristics .....	15
Package Outline Drawings .....	15
Marking Diagrams .....	15
Ordering Information .....	16
Revision History .....	16


## OE Mapping

Table 1. OE Mapping

OE[B:A]	OUT0	OUT1	OUT2	OUT3	REF0	REF1
00	Running	Stopped	Stopped	Stopped	Running	Running
01	Running	Running	Stopped	Stopped	Running	Running
10	Running	Running	Running	Stopped	Running	Running
11	Running	Running	Running	Running	Running	Running

## Pin Assignments

Figure 1. Pin Assignments for 4 x 4 mm 24-VFQFPN and 24-LGA Packages – Top View




4 x 4 mm 24-VFQFPN, 0.5mm pitch

^ prefix indicates internal pull-up resistor

v prefix indicates internal pull-down resistor

Note: The order of OUT3 is reversed from OUT[0:2]



4 x 4 mm 24-LGA, 0.5mm pitch

^ prefix indicates internal pull-up resistor

v prefix indicates internal pull-down resistor

Note: The order of OUT3 is reversed from OUT[0:2]

## Pin Descriptions

Table 2. Pin Descriptions

Note: Unused outputs can be programmed off and left floating. Output supplies  $V_{DDREF}$  and  $V_{DDO2}$  have to be connected. If OUT0 is used,  $V_{DDO1}$  must also be connected.

Number	Name	Type	Description
1 <sup>[a]</sup>	XIN/CLKIN	Input	Crystal input or reference clock input.
2 <sup>[a]</sup>	XO	Output	Crystal output.
3	REF1	Output	LVC MOS reference output.
4	^SEL0/SCL	Input	Select pin for internal frequency configurations/I <sup>2</sup> C clock pin. Function is determined by state of SEL_I2C# upon power-up. This pin has an internal pull-up.
5	^SEL1/SDA	I/O	Select pin for internal frequency configurations/I <sup>2</sup> C data pin. Function is determined by state of SEL_I2C# upon power-up. This pin has an internal pull-up.
6	^OEA	Input	Active high input for enabling outputs. This pin has an internal pull-up resistor. 0 = disable outputs, 1 = enable outputs.
7	VDDDp	Power	Digital power. 1.8V to 3.3V. VDDAp and VDDDp should be connected to the same power supply.
8	^OEB	Input	Active high input for enabling outputs. This pin has an internal pull-up resistor. 0 = disable outputs, 1 = enable outputs.
9	OTP_VPP	Power	Voltage for programming OTP. During normal operation, this pin should be connected to the same power rail as $V_{DD}$ .
10	OUT0#	Output	Complementary output clock 0.
11	OUT0	Output	Output clock 0.
12	VDDO0	Power	Power supply for output 0.
13	OUT1#	Output	Complementary output clock 1.
14	OUT1	Output	Output clock 1.
15	VDDO1	Power	Power supply for output 1.
16	OUT2#	Output	Complementary output clock 2.
17	OUT2	Output	Output clock 2.
18	VDDO2	Power	Power supply for output 2.
19	OUT3	Output	Output clock 3.
20	OUT3#	Output	Complementary output clock 3.
21	VDDO3	Power	Power supply for output 3.
22	VDDAp	Power	Power supply for analog circuits. VDDAp and VDDDp should be connected to the same power supply. Programmable for nominally voltages of 1.8V, 2.5V or 3.3V.
23	vREF0_SEL_I2C#	Latched I/O	Latched input/LVC MOS output. At power-up, the state of this pin is latched to select the state of the I <sup>2</sup> C pins. After power-up, the pin acts as an LVC MOS reference output. This pin has an internal pull-down. 1 = SEL0/SEL1. 0 = SCL/SDA.
24	VDDREFp	Power	Power supply for REF0 and REF1 and the internal XO. Programmable to 1.8V, 2.5V or 3.3V.
25	EPAD	GND	Connect to ground.

[a] These pins are 'No Connect' on 9FGV1002Q integrated quartz versions and should have no stubs.

## Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 9FGV1002B at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 3. Absolute Maximum Ratings

Parameter	Rating
Supply Voltage, $V_{DDA}$ , $V_{DDD}$ , $V_{DDO}$	3.9V
Storage Temperature, $T_{STG}$	-65°C to 150°C
ESD Human Body Model	2000V
Junction Temperature	125°C
<b>Inputs</b>	
XIN/CLKIN	0V to 1.2V voltage swing
Other Inputs	-0.5V to $V_{DDD}$
<b>Outputs</b>	
Outputs, $V_{DDO}$ (LVCMOS)	-0.5V to $V_{DDO} + 0.5V$
Outputs, IO (SDA)	10mA

## Thermal Characteristics

Table 4. Thermal Characteristics

Parameter	Symbol	Conditions	Package	Typical Values	Units	Notes
Thermal Resistance (devices with external crystal)	$\theta_{JC}$	Junction to case.	NBG24	52	°C/W	1
	$\theta_{Jb}$	Junction to base.		2.3	°C/W	1
	$\theta_{JA0}$	Junction to air, still air.		44	°C/W	1
	$\theta_{JA1}$	Junction to air, 1 m/s air flow.		37	°C/W	1
	$\theta_{JA3}$	Junction to air, 3 m/s air flow.		33	°C/W	1
	$\theta_{JA5}$	Junction to air, 5 m/s air flow.		32	°C/W	1
Thermal Resistance Q-series (devices with internal crystal)	$\theta_{JC}$	Junction to case.	LTG24	57.3	°C/W	1
	$\theta_{Jb}$	Junction to base.		24.3	°C/W	1
	$\theta_{JA0}$	Junction to air, still air.		79.8	°C/W	1
	$\theta_{JA1}$	Junction to air, 1 m/s air flow.		73.9	°C/W	1
	$\theta_{JA3}$	Junction to air, 3 m/s air flow.		69.9	°C/W	1
	$\theta_{JA5}$	Junction to air, 5 m/s air flow.		67.3	°C/W	1

<sup>1</sup> EPAD soldered to board.

## Recommended Operating Conditions

Table 5. Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Units
V <sub>DDOx</sub>	Power supply voltage for supporting 1.8V outputs.	1.71	1.8	1.89	V
	Power supply voltage for supporting 2.5V outputs.	2.375	2.5	2.625	V
	Power supply voltage for supporting 3.3V outputs.	3.135	3.3	3.465	V
V <sub>DDD</sub>	Power supply voltage for core logic functions.	1.71		3.465	V
V <sub>DDA</sub>	Analog power supply voltage. Use filtered analog power supply if available.	1.71		3.465	V
T <sub>A</sub>	Operating temperature, ambient.	-40		85	°C
C <sub>L</sub>	Maximum load capacitance (3.3V LVCMOS only).			15	pF
t <sub>PU</sub>	Power-up time for all V <sub>DDs</sub> to reach minimum specified voltage (power ramps must be monotonic).	0.05		5	ms

## Electrical Characteristics

V<sub>DDx</sub> = 3.3V ±5%, 2.5V ±5%, 1.8V ±5%, T<sub>A</sub> = -40°C to +85°C unless stated otherwise.

Table 6. Common Electrical Characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Frequency	f <sub>IN</sub>	Crystal input frequency.	8		50	MHz	1
		CLKIN input frequency.	1		240	MHz	5
Output Frequency	f <sub>OUT</sub>	Differential clock output (LVDS/LP-HCSL).	10		325	MHz	
		Single-ended clock output (LVCMOS).	10		200	MHz	
VCO Frequency	f <sub>VCO</sub>	VCO operating frequency range.	2400	2500	2600	MHz	
Loop Bandwidth	f <sub>BW</sub>	Input frequency = 25MHz.	0.06		0.9	MHz	
Input High Voltage	V <sub>IH</sub>	SEL[1:0].	0.7 x V <sub>DDD</sub>		V <sub>DDD</sub> + 0.3	V	
Input Low Voltage	V <sub>IL</sub>	SEL[1:0].	GND - 0.3		0.8	V	
Input High Voltage	V <sub>IH</sub>	REF/SEL_I2C#.	0.65 x V <sub>DDD</sub>		V <sub>DDD</sub> + 0.3	V	
Input Low Voltage	V <sub>IL</sub>	REF/SEL_I2C#.	-0.3		0.4	V	
Input High Voltage	V <sub>IH</sub>	XIN/CLKIN.	0.8		1.2	V	
Input Low Voltage	V <sub>IL</sub>	XIN/CLKIN.	-0.3		0.4	V	
Input Rise/Fall Time	T <sub>R</sub> /T <sub>F</sub>	OEA#, OEB#.			10	ns	
Input Capacitance	C <sub>IN</sub>	SEL[1:0].		3	7	pF	
Internal Pull-up Resistor	R <sub>UP</sub>	SEL[1:0] at 25°C.	200	237	300	kΩ	
Internal Pull-down Resistor	R <sub>DOWN</sub>	SEL_I2C#.	200	237	300	kΩ	
Programmable Capacitance at XIN and XO (XIN in parallel with XO)	C <sub>L</sub>	XIN/CLKIN, XO.	0		8	pF	

Table 6. Common Electrical Characteristics (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Duty Cycle	t2	CLKIN, measured at $V_{DDREF}/2$ .	40	50	60	%	
Output Duty Cycle	t3	LVCOS, $f_{OUT} > 156.25\text{MHz}$ .	40	50	60	%	
		LVCOS, $f_{OUT} \leq 156.25\text{MHz}$ .	45	50	55	%	
		LVDS, LP-HCSL outputs.	45	50.2	55	%	
Clock Jitter	t6	Cycle-to-cycle jitter (Peak-to-Peak), See <a href="#">Test Frequencies for Jitter Measurements</a> for configurations.		24		ps	4
		Reference clock RMS phase jitter (12kHz to 20MHz integration range). See <a href="#">Test Frequencies for Jitter Measurements</a> for configurations.		245		fs rms	4
		OUTx RMS phase jitter(12kHz to 20MHz integration range) differential output. See <a href="#">Test Frequencies for Jitter Measurements</a> for configurations.		274		fs rms	4
Output Skew	t7	Skew between the same frequencies, with outputs using the same driver format.		62	100	ps	
Lock Time	t8	PLL lock time from $V_{DDs}$ reaching 1.5V.		5	10	ms	2, 3

<sup>1</sup> Practical lower frequency is determined by loop filter settings.

<sup>2</sup> Includes loading the configuration bits from OTP to registers.

<sup>3</sup> Actual PLL lock time depends on the loop configuration.

<sup>4</sup> Actual jitter is configuration dependent. These values are representative of what the device can achieve.

<sup>5</sup> Input doubler off. Maximum input frequency with input doubler on is 160MHz.

Table 7. Test Frequencies for Jitter Measurements

Device	XIN/CLKIN	OUT0	OUT1	OUT2	OUT3	Unit	Notes
9FGV1002B	50	156.25				MHZ	3,4
9FGV1002BQ	50	100					1,2,3

<sup>1</sup> This configuration is used for 12kHz–20MHz REF phase jitter measurement, SSC off.

<sup>2</sup> This configuration is used for PCIe filtered phase jitter measurements with SSC on and off.

<sup>3</sup> Outputs configured as LP-HCSL or LVDS with REF output off, unless noted.

<sup>4</sup> This configuration is used for 12kHz–20MHz OUT phase jitter measurement. REF off, SSC off.

Table 8. LVCMOS Output Electrical Characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Slew Rate	S <sub>R</sub>	3.3V ±5%, 20% to 80% of V <sub>DDO</sub> (output load = 4.7pF).	2.6	3.7	4.7	V/ns
		2.5V ±5%, 20% to 80% of V <sub>DDO</sub> (output load = 4.7pF).	1.5	2.4	4.7	V/ns
		1.8V ±5%, 20% to 80% of V <sub>DDO</sub> (output load = 4.7pF).	0.8	1.7	3.2	V/ns
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -15mA at 3.3V. I <sub>OH</sub> = -12mA at 2.5V. I <sub>OH</sub> = -8mA at 1.8V.	0.8 x V <sub>DDO</sub>		V <sub>DDO</sub>	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 15mA at 3.3V. I <sub>OL</sub> = 12mA at 2.5V. I <sub>OL</sub> = 8mA at 1.8V.		0.22	0.4	V
Output Leakage Current	I <sub>OZDD</sub>	Outputs tri-stated, V <sub>DDO</sub> , V <sub>DDREF</sub> = 3.465V.		0	5	µA
CMOS Output Driver Impedance	R <sub>OUT</sub>	T <sub>A</sub> = 25°C.		17		Ω

Table 9. LVDS Output Electrical Characteristics

Parameter	Symbol	Minimum	Typical	Maximum	Units
Differential Output Voltage for the TRUE Binary State	V <sub>OT</sub> (+)	247	328	454	mV
Differential Output Voltage for the FALSE Binary State	V <sub>OT</sub> (-)	-454	-332	-247	mV
Change in V <sub>OT</sub> between Complementary Output States	ΔV <sub>OT</sub>			50	mV
Output Common Mode Voltage (Offset Voltage) at 3.3V +5% and 2.5V +5%	V <sub>OS</sub>	1.125	1.19	1.55	V
Output Common Mode Voltage (Offset Voltage) at 1.8V +5%	V <sub>OS</sub>	0.8	0.86	0.95	V
Change in V <sub>OS</sub> between Complementary Output States	ΔV <sub>OS</sub>		0	50	mV
Outputs Short Circuit Current, V <sub>OUT+</sub> or V <sub>OUT-</sub> = 0V or V <sub>DD</sub>	I <sub>OS</sub>		6	12	mA
Differential Outputs Short Circuit Current, V <sub>OUT+</sub> = V <sub>OUT-</sub>	I <sub>OSD</sub>		3	12	mA
Rise Times Tested at 20% – 80%	T <sub>R</sub>		257	375	ps
Fall Times Tested at 80% – 20%	T <sub>F</sub>		287	375	ps



Table 10. Low-Power (LP) Push-Pull HCSL Differential Outputs

 $V_{DDO} = 3.3V \pm 5\%, 2.5V \pm 5\%, 1.8V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$  unless stated otherwise.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Slew Rate	$T_{R/F}$	Scope averaging on.	1.25	2.5	4	V/ns	2,3,16
Slew Rate Matching	$\Delta T_{R/F}$			9	20	%	1,14,16
Crossing Voltage (abs)	$V_{CROSS}$	Scope averaging off.	250	424	550	mV	1,4,5,16
Crossing Voltage (var)	$\Delta V_{CROSS}$	Scope averaging off.		16	140	mV	1,4,9,16
Average Clock Period Accuracy	$T_{PERIOD\_AVG}$	Outputs set to 100MHz for PCIe applications.	-100	0	+2600	ppm	2,10,12,13
Absolute Period	$T_{PERIOD\_ABS}$	Includes jitter and spread modulation.	9.949	10	10.101	ns	2,6
Voltage High	$V_{HIGH}$		660	785	850	mV	1
Voltage Low	$V_{LOW}$		-150	13	150		1
Absolute Maximum Voltage	$V_{MAX}$			808	1150	mV	1,7,15
Absolute Minimum Voltage	$V_{MIN}$		-300	-54			1,8,15

<sup>1</sup> Measured from single-ended waveform.

<sup>2</sup> Measured from differential waveform.

<sup>3</sup> Measured from -150mV to +150mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing.

<sup>4</sup> Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.

<sup>5</sup> Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.

<sup>6</sup> Defines as the absolute minimum or maximum instantaneous period. This includes cycle-to-cycle jitter, relative ppm tolerance, and spread spectrum modulation.

<sup>7</sup> Defined as the maximum instantaneous voltage including overshoot.

<sup>8</sup> Defined as the minimum instantaneous voltage including undershoot.

<sup>9</sup> Defined as the total variation of all crossing voltages of rising REFCLK+ and falling REFCLK-. This is the maximum allowed variance in  $V_{CROSS}$  for any particular system.

<sup>10</sup> Refer to Section 8.6 of the PCI Express Base Specification, Revision 4.0 for information regarding ppm considerations.

<sup>11</sup> System board compliance measurements must use the test load. REFCLK+ and REFCLK- are to be measured at the load capacitors CL. Single-ended probes must be used for measurements requiring single-ended measurements. Either single-ended probes with math or differential probe can be used for differential measurements. Test load  $C_L = 2pF$ .

<sup>12</sup> PCIe Gen1 through Gen4 specify  $\pm 300ppm$  frequency tolerances. The PhiClock devices already meet the tighter  $\pm 100ppm$  frequency tolerances proposed for PCIe Gen5 and required by most servers.

<sup>13</sup> "ppm" refers to parts per million and is a DC absolute period accuracy specification. 1ppm is 1/1,000,000th of 100.000000MHz exactly or 100Hz. For 100ppm, then we have an error budget of  $100Hz/ppm \times 100ppm = 10kHz$ . The period is to be measured with a frequency counter with measurement window set to 100ms or greater. The  $\pm 100ppm$  applies to systems that do not employ spread spectrum clocking, or that use common clock source. For systems employing spread spectrum clocking, there is an additional 2,500ppm nominal shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of +2,600ppm for Common Clock architectures. Separate Reference Clock architectures may have a lower allowed spread percentage.

<sup>14</sup> Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a  $\pm 75mV$  window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The rise edge rate of REFCLK+ should be compared to the fall edge rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.

<sup>15</sup> At default amplitude settings.

<sup>16</sup> Guaranteed by design and characterization.

Table 11. Filtered Phase Jitter Parameters – PCIe Common Clocked (CC) Architectures

 $T_{AMB}$  = over the specified operating range. Supply Voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
PCIe Phase Jitter	$t_{jphPCIeG1-CC}$	PCIe Gen1.		13	26	86	ps (p-p)	1,2,3
	$t_{jphPCIeG2-CC}$	PCIe Gen2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5–16MHz, 8–16MHz, CDR = 5MHz).		0.16	0.40	3	ps (rms)	1,2
		PCIe Gen2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5–16MHz, 8–16MHz, CDR = 5MHz).		0.02	0.58	3.1	ps (rms)	1,2
	$t_{jphPCIeG3-CC}$	PCIe Gen3 (PLL BW of 2–4MHz, 2–5MHz, CDR = 10MHz).		0.02	0.20	1	ps (rms)	1,2
	$t_{jphPCIeG4-CC}$	PCIe Gen4 (PLL BW of 2–4MHz, 2–5MHz, CDR = 10MHz).		0.02	0.20	0.5	ps (rms)	1,2

Table 12. Filtered Phase Jitter Parameters – PCIe Independent Reference (IR) Architectures

 $T_{AMB}$  = over the specified operating range. Supply Voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
PCIe Phase Jitter -0.25% SSC	$t_{jphPCIeG2-SRnS}$	PCIe Gen2 (PLL BW of 16MHz, CDR = 5MHz).		0.06	0.45	2	ps (rms)	1, 2, 4, 5
	$t_{jphPCIeG3-SRnS}$	PCIe Gen3 (PLL BW of 2–4MHz, CDR = 10MHz).		0.27	0.34	0.7	ps (rms)	1, 2, 4, 5
PCIe Phase Jitter -0.5% SSC	$t_{jphPCIeG2-SRnS}$	PCIe Gen2 (PLL BW of 16MHz, CDR = 5MHz).		0.05	0.45	2	ps (rms)	1, 2, 4, 5
	$t_{jphPCIeG3-SRnS}$	PCIe Gen3 (PLL BW of 2–4MHz, CDR = 10MHz).		0.50	0.55	0.7	ps (rms)	1, 2, 4, 5

Notes for all PCIe Filtered Phase Jitter tables:

<sup>1</sup> Applies to all differential outputs, guaranteed by design and characterization. Equipment noise removed from results. See [PCI Express® Measurement Techniques for Gen5 and Beyond White Paper](#) for details.

<sup>2</sup> Based on PCIe Base Specification Rev4.0 version 1.0. See <http://www.pcisig.com> for latest specifications.

<sup>3</sup> Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of  $1^{-12}$ .

<sup>4</sup> IR is the new name for Separate Reference Independent Spread (SRIS) and Separate Reference no Spread (SRNS) PCIe clock architectures.

<sup>5</sup> According to the PCIe Base Specification Rev4.0 version 1.0, the jitter transfer functions and corresponding jitter limits are not defined for the IR clock architecture. Widely accepted industry limits using widely accepted industry filters are used to populate this table. The PCIe Base Specification Rev5.0 is expected to resolve this.

Table 13. Current Consumption

 $V_{DDO} = 3.3V \pm 5\%$ ,  $2.5V \pm 5\%$ ,  $1.8V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$  unless stated otherwise.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
$V_{DDREF}$ Supply Current	$I_{DDREF}$	50MHz REFCL, subtract 3mA for 25MHz REFCLK.		7	11	mA	
Core Supply Current	$I_{DDCORE}$	2400MHz VCO.		37	49	mA	3
Output Buffer Supply Current $V_{DDO3}$	$I_{DDOx}$	LVDS, 325MHz.		7	9	mA	2
		LP-HCSL, 100MHz.		6	7	mA	2
		LVC MOS, 50MHz.		4	6	mA	1,2
		LVC MOS, 200MHz.		12	21	mA	1,2
Output Buffer Supply Current $V_{DDO2}$ (includes output divider)	$I_{DDOx}$	LVDS, 325MHz.		19	24	mA	2
		LP-HCSL, 100MHz.		16	20	mA	2
		LVC MOS, 50MHz.		14	18	mA	1,2
		LVC MOS, 200MHz.		23	35	mA	1,2
Output Buffer Supply Current $V_{DDO1}$ (this pin must be connected if OUT0 is used)	$I_{DDOx}$	LVDS, 325MHz.		7	10	mA	2
		LP-HCSL, 100MHz.		7	10	mA	2
		LVC MOS, 50MHz.		8	14	mA	1,2
		LVC MOS, 200MHz.		9	15	mA	1,2
Output Buffer Supply Current $V_{DDO0}$	$I_{DDOx}$	LVDS, 325MHz.		6	9	mA	2
		LP-HCSL, 100MHz.		5	7	mA	2
		LVC MOS, 50MHz.		3	6	mA	1,2
		LVC MOS, 200MHz.		12	22	mA	1,2
Total Power Down Current	$I_{DDPD}$	Programmable outputs in HCSL mode, B37[0] = 0.		20	27	mA	2,4
		Programmable outputs in LVDS mode, B37[0] = 0.		33	45	mA	2,4
		Programmable outputs in LVC MOS1 mode, B37[0] = 0.		16	22	mA	2,4
		Programmable outputs in HCSL mode, B37[6,0] = 0.		12	19	mA	2,4
		Programmable outputs in LVDS mode, B37[6,0] = 0.		21	31	mA	2,4
		Programmable outputs in LVC MOS1 mode, B37[6,0] = 0.		4	8	mA	2,4

<sup>1</sup> Single CMOS driver active for each output pair.

<sup>2</sup> See [Test Loads](#) for details.

<sup>3</sup>  $I_{DDCORE} = I_{DDA} + I_{DDD}$ . For integer, fractional or spread spectrum PLL.

<sup>4</sup> Full power-down is accomplished by writing Byte 37[0] first, followed by writing Byte 37[6]. Power-up is the reverse of this sequence.

Table 14. Spread Spectrum Generation Specifications

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Output Frequency	$f_{OUT}$	Output frequency range of spread spectrum outputs.	10		312.5	MHz
Mod Frequency	$f_{MODPCle}$	PCle compliant -0.5% spread modulation.	30	31.5	33	kHz
Mod Frequency	$f_{MOD}$	Modulation frequency.	30	31.5	63	kHz
Spread%	SSC%	Amount of spread value (programmable) – down spread.	-0.1	-0.5	-3.0	%
Spread%	SSC%	Amount of spread value (programmable) – center spread.	$\pm 0.05$		$\pm 1.5$	%

## I<sup>2</sup>C Bus Characteristics

 Table 15. I<sup>2</sup>C Bus DC Characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Input High Level	$V_{IH}$		$0.7 \times V_{DDD}$			V
Input Low Level	$V_{IL}$				$0.3 \times V_{DDD}$	V
Hysteresis of Inputs	$V_{HYS}$		$0.05 \times V_{DDD}$			V
Input Leakage Current	$I_{IN}$		-1		30	$\mu A$
Output Low Voltage	$V_{OL}$	$I_{OL} = 3mA.$			0.4	V


 Table 16. I<sup>2</sup>C Bus AC Characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Serial Clock Frequency (SCL)	$F_{SCLK}$		10		400	kHz
Bus free time between STOP and START	$t_{BUF}$		1.3			$\mu s$
Setup Time, START	$t_{SU:START}$		0.6			$\mu s$
Hold Time, START	$t_{HD:START}$		0.6			$\mu s$
Setup Time, Data Input (SDA)	$t_{SU:DATA}$		0.1			$\mu s$
Hold Time, Data Input (SDA) <sup>1</sup>	$t_{HD:DATA}$		0			$\mu s$
Output Data Valid from Clock	$t_{OVD}$				0.9	$\mu s$
Capacitive Load for Each Bus Line	$C_B$				400	pF
Rise Time, Data and Clock (SDA, SCL)	$t_R$		$20 + 0.1 \times C_B$		300	ns
Fall Time, Data and Clock (SDA, SCL)	$t_F$		$20 + 0.1 \times C_B$		300	ns
High Time, Clock (SCL)	$t_{HIGH}$		0.6			$\mu s$
Low Time, Clock (SCL)	$t_{LOW}$		1.3			$\mu s$
Setup Time, STOP	$t_{SU:STOP}$		0.6			$\mu s$

<sup>1</sup> A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the  $V_{IH(MIN)}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.


## Test Loads

Figure 2. LVCMOS AC/DC Test Load




$R_s$	$Z_o$	L	$C_L$
$33\Omega$	$50\Omega$	5 inches	$4.7\text{pF}$

Figure 3. LP-HCSL AC/DC Test Load  
(Standard PCIe source-terminated test load)




$R_s$	$Z_o$	L	$C_L$
Internal	$100\Omega$	5 inches	$2\text{pF}$

Figure 4. LVDS AC/DC Test Load



$R_s$	$Z_o$	L	$C_L$
N/A	$100\Omega$	5 inches	N/A

Figure 5. PCIe Jitter Test Load<sup>1</sup>




<sup>1</sup> This test setup is used to obtain clock period files for PCIe phase jitter calculations.

Rs	Zo	L	CL
Internal	100Ω	5 inches	N/A

## Phase Noise Plot

Figure 6. 9FGV1002B Phase Noise Plot<sup>1</sup>, 3.3V, 25°C



<sup>1</sup> See Test Frequencies for Jitter Measurements table for details.

## Crystal Characteristics

Table 17. Recommended Crystal Characteristics

Parameter	Value	Units
Frequency	8–50	MHz
Resonance Mode	Fundamental	—
Frequency Tolerance at 25°C	±20	ppm maximum
Frequency Stability, REF at 25°C Over Operating Temperature Range	±20	ppm maximum
Temperature Range (commercial)	0 to +70	°C
Temperature Range (industrial)	-40 to +85	°C
Equivalent Series Resistance (ESR)	50	Ω maximum
Shunt Capacitance (C <sub>O</sub> )	7	pF maximum
Load Capacitance (C <sub>L</sub> )	8	pF maximum
Drive Level	0.3	mW maximum
Aging per year	±5	ppm maximum



## Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

[www.idt.com/document/psc/24-vfqfn-package-outline-drawing-40-x-40-x-075-mm-body-05mm-pitch-epad-26-x-26-mm-nbnbg24p2](http://www.idt.com/document/psc/24-vfqfn-package-outline-drawing-40-x-40-x-075-mm-body-05mm-pitch-epad-26-x-26-mm-nbnbg24p2)

[www.idt.com/document/psc/24-lga-package-outline-drawing-40-x-40-x-140-mm-body-05mm-pitch-ltg24t2](http://www.idt.com/document/psc/24-lga-package-outline-drawing-40-x-40-x-140-mm-body-05mm-pitch-ltg24t2)

## Marking Diagrams



1. Lines 1 and 2 are the truncated part number.
2. “#” denotes the stepping number.
3. “YWW” denotes the last digits of the year and week the part was assembled.
4. “\*\*\*” denotes the lot sequence.
5. “\$” denotes the mark code.

## Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature	Crystal
9FGV1002BnnnNBGI	4 × 4 mm, 0.5mm pitch 24-VFQFPN	Trays	-40 to +85°C	External
9FGV1002BnnnNBGI8	4 × 4 mm, 0.5mm pitch 24-VFQFPN	Reel	-40 to +85°C	External
9FGV1002BQ5aaLTGI	4 × 4 mm, 0.5mm pitch 24-LGA	Trays	-40 to +85°C	50MHz Internal
9FGV1002BQ5aaLTGI8	4 × 4 mm, 0.5mm pitch 24-LGA	Reel	-40 to +85°C	50MHz Internal

“G” indicates RoHS 6.6 compliance.

“nnn” are decimal digits indicating a specific configuration.

“aa” are alphanumeric digits indicating a specific configuration.

“Q5” indicates internal 50MHz crystal.

## Revision History

Revision Date	Description of Change
December 6, 2018	Removed “SSC off” from Filtered Phase Jitter tables.
August 28, 2018	<ul style="list-style-type: none"> <li>▪ Updated <a href="#">Key Specifications</a> and <a href="#">PCIe Clocking Architectures</a> bullets.</li> <li>▪ Updated <a href="#">Test Frequencies for Jitter Measurements</a> table.</li> <li>▪ Updated <a href="#">Test Loads</a> drawings; added tables.</li> </ul>
August 17, 2018	Initial release.



Corporate Headquarters  
6024 Silver Creek Valley Road  
San Jose, CA 95138 USA  
[www.IDT.com](http://www.IDT.com)

Sales  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
[www.IDT.com/go/sales](http://www.IDT.com/go/sales)

Tech Support  
[www.IDT.com/go/support](http://www.IDT.com/go/support)

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as “IDT”) reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT’s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT’s products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT’s products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit [www.idt.com/go/glossary](http://www.idt.com/go/glossary). Integrated Device Technology, Inc. All rights reserved.