

Description

The 9QXL2000B is a 20-output very-low-additive phase jitter fanout buffer for PCle Gen4 and Gen5. It offers integrated terminations for 85Ω transmission lines with individual output impedance trim and via SMBus registers.

PCIe Clocking Architectures Supported

- Common Clocked (CC)
- Independent Reference (IR) with and without spread spectrum

Typical Applications

- Servers
- Storage
- Networking
- SSDs

Features

- Low-Power HCSL (LP-HCSL) 85Ω outputs eliminate 80 resistors, saving 130mm² of area
- Low-Power HCSL (LP-HCSL) outputs reduce device power consumption by 50%
- 8 OE# pins configurable to control up to 20 outputs
- 9 selectable SMBus addresses
- Spread spectrum compatible
- 10 × 10 mm 72-VFQFPN package


Output Features

20 Low-Power HCSL (LP-HCSL) 85Ω output pairs

Key Specifications

- Output-to-output skew: < 50ps
- Additive phase jitter: DB2000Q filter < 40fs rms
- Additive Phase jitter: PCle Gen4 filter < 40fs rms
- Additive Phase jitter: PCle Gen5 filter < 20fs rms
- DB2000Q v1.1 pinout

Block Diagram






Contents

Description	. 1
PCIe Clocking Architectures Supported	
Typical Applications	. 1
Features	. 1
Output Features	. 1
Key Specifications	. 1
Block Diagram	
Pin Assignments	. 3
Pin Descriptions	. 4
Absolute Maximum Ratings	. 7
Electrical Characteristics	
Power Management	
Power Connections	12
SMBus Addressing	13
Test Loads	
Alternate Terminations	
General SMBus Serial Interface Information	
Package Outline Drawings	22
Ordering Information	22
Marking Diagram	
	23



Pin Assignments



72-VFQFPN (10 x 10 mm, 0.5mm pad pitch)

^ prefix indicates an internal pull-up resistor
v prefix indicates an internal pull-down resistor
^v prefix indicates an internal pull-up and pull-down resistor



Pin Descriptions

Table 1. Pin Descriptions

Number	Name	Туре	Description
1	VDD	Power	Power supply, nominally 3.3V.
2	GND	GND	Ground pin.
3	rcomp_NC	_	The DB2000Q specification calls this pin RCOMP. This pin is a true No Connect on the IDT 9QXL2000 device, since it is not needed. Any existing connections on the board may remain to support non-IDT DB2000Q devices.
4	vdd_NC	_	The DB2000Q specification calls this pin VDD. This pin is a true No Connect on the IDT 9QXL2000 device, since it is not needed. Any existing connections on the board may remain to support non-IDT DB2000Q devices.
5	NC	_	No connection.
6	^CKPWRGD_PD#	Input	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.
7	GNDR	GND	Analog ground pin for the differential input (receiver).
8	VDDR	Power	Power supply for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately. Nominally 3.3V.
9	DIF_IN	Input	HCSL true input.
10	DIF_IN#	Input	HCSL complementary input.
11	^vSADR0_tri	Input	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus Addresses. It has internal pull up/down resistors to bias to VDD/2. See the SMBus Addressing table.
12	SMBDAT	I/O	Data pin of SMBUS circuitry
13	SMBCLK	Input	Clock pin of SMBUS circuitry
14	^vSADR1_tri	Input	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus Addresses. It has internal pull up/down resistors to bias to VDD/2. See the SMBus Addressing table.
15	NC	_	No connection.
16	NC	_	No connection.
17	DIF_19#	Output	HCSL complementary clock output.
18	DIF_19	Output	HCSL true clock output.
19	DIF_0	Output	HCSL true clock output.
20	DIF_0#	Output	HCSL complementary clock output.
21	VDD	Power	Power supply, nominally 3.3V.
22	DIF_1	Output	HCSL true clock output.
23	DIF_1#	Output	HCSL complementary clock output.
24	DIF_2	Output	HCSL true clock output.
25	DIF_2#	Output	HCSL complementary clock output.
26	GND	GND	Ground pin.



Table 1. Pin Descriptions (Cont.)

Number	Name	Туре	Description
27	DIF_3	Output	HCSL true clock output.
28	DIF_3#	Output	HCSL complementary clock output.
29	DIF_4	Output	HCSL true clock output.
30	DIF_4#	Output	HCSL complementary clock output.
31	VDD	Power	Power supply, nominally 3.3V.
32	DIF_5	Output	HCSL true clock output.
33	DIF_5#	Output	HCSL complementary clock output.
34	OE5#	Input	Active low input for enabling output 5. 1 = disable output, 0 = enable output.
35	DIF_6	Output	HCSL true clock output.
36	DIF_6#	Output	HCSL complementary clock output.
37	OE6#	Input	Active low input for enabling output 6. 1 = disable output, 0 = enable output.
38	DIF_7	Output	HCSL true clock output.
39	DIF_7#	Output	HCSL complementary clock output.
40	OE7#	Input	Active low input for enabling output 7. 1 = disable output, 0 = enable output.
41	DIF_8	Output	HCSL true clock output.
42	DIF_8#	Output	HCSL complementary clock output.
43	OE8#	Input	Active low input for enabling output 8. 1 = disable output, 0 = enable output.
44	GND	GND	Ground pin.
45	VDD	Power	Power supply, nominally 3.3V.
46	DIF_9	Output	HCSL true clock output.
47	DIF_9#	Output	HCSL complementary clock output.
48	OE9#	Input	Active low input for enabling output 9. 1 = disable output, 0 = enable output.
49	DIF_10	Output	HCSL true clock output.
50	DIF_10#	Output	HCSL complementary clock output.
51	OE10#	Input	Active low input for enabling output 10. 1 = disable output, 0 = enable output.
52	DIF_11	Output	HCSL true clock output.
53	DIF_11#	Output	HCSL complementary clock output.
54	OE11#	Input	Active low input for enabling output 11. 1 = disable output, 0 = enable output.
55	DIF_12	Output	HCSL true clock output.



Table 1. Pin Descriptions (Cont.)

Number	Name	Туре	Description
56	DIF_12#	Output	HCSL complementary clock output.
57	OE12#	Input	Active low input for enabling output 12. 1 = disable output, 0 = enable output.
58	VDD	Power	Power supply, nominally 3.3V.
59	DIF_13	Output	HCSL true clock output.
60	DIF_13#	Output	HCSL complementary clock output.
61	DIF_14	Output	HCSL true clock output.
62	DIF_14#	Output	HCSL complementary clock output.
63	GND	GND	Ground pin.
64	DIF_15	Output	HCSL true clock output.
65	DIF_15#	Output	HCSL complementary clock output.
66	DIF_16	Output	HCSL true clock output.
67	DIF_16#	Output	HCSL complementary clock output.
68	VDD	Power	Power supply, nominally 3.3V.
69	DIF_17	Output	HCSL true clock output.
70	DIF_17#	Output	HCSL complementary clock output.
71	DIF_18	Output	HCSL true clock output.
72	DIF_18#	Output	HCSL complementary clock output.
73	EPAD	GND	Connect EPAD to ground.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9QXL2000B. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V_{DDx}				3.9	V	1,2
Input Low Voltage	V _{IL}		GND - 0.5			V	1
Input High Voltage	V _{IH}	Except for SMBus interface.			V _{DD} + 0.5	V	1,3
Input High Voltage	V _{IHSMB}	SMBus clock and data pins.			3.9	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj	Maximum operating junction temperature.			125	°C	1
Input ESD Protection	ESD prot	Human Body Model.	2000			V	1

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics

Table 3. SMBus Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
SMBus Input Low Voltage	V _{ILSMB}				0.8	V	
SMBus Input High Voltage	V _{IHSMB}		2.1		V _{DDSMB}	V	
SMBus Output Low Voltage	V _{OLSMB}	At I _{PULLUP.}			0.4	V	
SMBus Sink Current	I _{PULLUP}	At V _{OL} .	4			mA	
Nominal Bus Voltage	V_{DDSMB}		2.7		3.6	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max V_{IL} - 0.15V) to (Min V_{IH} + 0.15V).			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min V_{IH} + 0.15V) to (Max V_{IL} - 0.15V).			300	ns	1
SMBus Operating Frequency	f _{SMBMAX}	Maximum SMBus operating frequency.			400	kHz	5

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 3.9V.

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are > 200mV.

⁴ DIF_IN input.

⁵ The differential input clock must be running for the SMBus to be active.



Table 4. DIF_IN Clock Input Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Crossover Voltage – DIF_IN	V _{CROSS}	Cross over voltage.	100		900	mV	1
Input Swing – DIF_IN	V _{SWING}	Differential value.	200			mV	1
Input Slew Rate – DIF_IN	dv/dt	Measured differentially.	0.7			V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$.	-5		5	μΑ	
Input Duty Cycle	d _{tin}	Measurement from differential waveform.	45		55	%	1

¹ Guaranteed by design and characterization, not 100% tested in production.

Table 5. Input/Supply/Common Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V _{DDx}	Supply voltage for core and analog.	3.135	3.3	3.465	V	
Ambient Operating Temperature	T _{AMB}	Industrial range (T _{IND}).	-40	25	85	°C	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus, tri-level inputs.	2		V _{DD} + 0.3	V	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus, tri-level inputs.	GND - 0.3		0.8	V	
Input High Voltage	V _{IH}	Tri-level inputs.	2.2		V _{DD} + 0.3	V	
Input Mid Voltage	V _{IM}	Tri-level inputs.	1.2	V _{DD} /2	1.8	V	
Input Low Voltage	V_{IL}	Tri-level inputs.	GND - 0.3		0.8	V	
	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = V _{DD} .	-5		5	μA	
Input Current	I _{INP}	Single-ended inputs. V_{IN} = 0 V; inputs with internal pull-up resistors. V_{IN} = V_{DD} ; inputs with internal pull-down resistors.	-50		50	μА	
Input Frequency	F _{ibyp}	V _{DD} = 3.3V.	1		400	MHz	
Pin Inductance	L _{pin}				7	nΗ	1
	C _{IN}	Logic inputs, except DIF_IN.	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs.	1.5		2.7	pF	1,4
	C _{OUT}	Output pin capacitance.			6	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} power-up and after input clock stabilization or deassertion of PD# to 1st clock.		1.0	1.8	ms	1,2
OE# Latency	t _{LATOE} #	DIF start after OE# assertion. DIF stop after OE# deassertion.	4	5	10	clocks	1,2,3

 $^{^2}$ Slew rate measured through $\pm 75 \text{mV}$ window centered around differential zero.



Table 5. Input/Supply/Common Parameters (Cont.)

T_{AMB} = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# deassertion.		76	300	μs	1,3
Tfall	t _F	Fall time of control inputs.			5	ns	2
Trise	t _R	Rise time of control inputs.			5	ns	2

¹ Guaranteed by design and characterization, not 100% tested in production.

Table 6. Current Consumption

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Operating Supply Current	I _{DDVDD}	All outputs 100MHz, $C_L = 2pF$; $Zo = 85\Omega$.		177	219	mA	
	I _{DDVDDA/R}	All outputs 100MHz, $C_L = 2pF$; $Z_0 = 85\Omega$.		3	5	mA	
Power Down	I _{DDVDDP}	All differential pairs low-low.		0.6	1	mA	
Current	I _{DDVDDA/RP}	All differential pairs low-low.		0.8	1.1	mA	

Table 7. Skew and Differential Jitter Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
CLK_IN, DIF[x:0]	t _{PD_BYP}	Input-to-output skew.	2.3	2.7	3	ns	1,2,3,4,5,7
DIF[x:0]	t _{SKEW_ALL}	Output-to-output skew across all outputs.		28	50	ps	1,2,3,7
Duty Cycle Distortion	t _{DCD}	Measured differentially at 100MHz.	-0.6	-0.3	0	%	1,6,7

¹ Measured into fixed 2pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are > 200mV.

⁴ DIF_IN input.

² Measured from differential cross-point to differential cross-point.

³ All Bypass Mode input-to-output specs refer to the timing between an input edge and the specific output edge created by it.

⁴ Measured with scope averaging on to find mean value.

⁵ Guaranteed by design and characterization, not 100% tested in production.

⁶ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in Bypass Mode.

⁷ Measured from differential waveform.



Table 8. LP-HCSL Outputs Driving High Impedance Receiver

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Slew Rate	dV/dt	Scope averaging on, fast setting.	2	2.4	4	1 – 4	V/ns	1,2,3
Slew Rate Matching	ΔdV/dt	Single-ended measurement.		5.3	16	20	%	
Maximum Voltage	Vmax	Measurement on	700	790	875	660 – 1150	mV	7,8
Minimum Voltage	Vmin	single-ended signal using absolute value (scope averaging off).	-150	-50	25	-300 – +150		1,5,7,
Crossing Voltage (abs)	Vcross_abs	Scope averaging off.	250	370	550	250 – 550	mV	1,6,7
Crossing Voltage (var)	Δ-Vcross	Scope averaging off.		15	50	140	mV	1,6,7

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform.

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a ±150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ±75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

⁸ Includes 300mV of overshoot for Vmax and 300mV of undershoot for Vmin.



Table 9. Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Specification Limits	Units	Notes
	t _{jphPCleG1-CC}	PCIe Gen1.		0.21	1.3		ps (p-p)	1,2,3,4
		PCIe Gen2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		0.0041	0.0045		ps (rms)	1,2,4,6
Additive Phase Jitter, Bypass Mode	^t jphPCleG2-CC	PCIe Gen2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		0.07	0.1	Not Applicable	ps (rms)	1,2,4,6
	t _{jphPCleG3/4-CC}	PCIe Gen3, Gen4 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.03	0.04		ps (rms)	1,2,4,6
	t _{jphPCleG5-CC}	PCIe Gen5 (see PCIe Gen5 specifications for details).		0.01	0.02		ps (rms)	1,2,4,6

Table 10. Filtered Phase Jitter Parameters - PCIe Independent Reference (IR) Architectures

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Additive Phase Jitter,	t _{jphPCleG2-SRIS}	PCIe Gen2 (PLL BW of 16MHz, CDR = 5MHz).		0.09	0.104	Not	ps (rms)	1,2,4,6
Bypass Mode	t _{jphPCleG3-SRIS}	PCIe Gen3 (PLL BW of 2–4MHz, CDR = 10MHz).		0.02	0.03	applicable	ps (rms)	1,2,4,6

Notes for PCIe Filtered Phase Jitter tables (CC) and (IR).

¹ Applies to all differential outputs, guaranteed by design and characterization.

² Applies to all outputs when driven by a low phase noise source.

³ Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1⁻¹².

⁴ For RMS values, additive jitter is calculated by solving for "b" [$b = sqrt(c^2 - a^2)$] where "a" is rms input jitter and "c" is rms total jitter.

⁵ IR is the new name for Separate Reference Independent Spread (SRIS) and Separate Reference no Spread (SRNS) PCIe clock architectures. According to the PCIe Base Specification Rev4.0 version 1.0, the jitter transfer functions and corresponding jitter limits are not defined for the IR clock architecture. The IR filters from the PCIe Base Specification, Rev 3.1a are used to populate this table. There are no accepted filters or limits for IR clock architectures at PCIe Gen1 or Gen4 data rates at the time of publication.

⁶ Measured using SMA100B signal source, or equivalent, and a phase noise analyzer.



Table 11. Filtered Phase Jitter Parameters - DB2000Q Filter

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Specification Limits	Units	Notes
Additive Phase Jitter	^t jphDB2000Qadd	100MHz.		24	40	80	fs (rms)	1,2,3

¹ Applies to all outputs when driven by a low phase noise source.

Table 12. Unfiltered Phase Jitter Parameters - 12kHz to 20MHz

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Additive Phase Jitter	t	100MHz.		97	121	N/A	fs	1,2,3
Additive Filase sitter	^t jph12k-20Madd	156.25MHz.		86	103	IN/A	(rms)	1,2,3

¹ Applies to all outputs when driven by a low phase noise source.

Power Management

	Inputs							
CKPWRGD_PD#	DIF_IN	OEx bit Byte[2:0]	OE Pin CFG bit Byte[8,9]	OEx# Pin	DIFx			
0	Х	Х	X	Х	Low/Low			
1	Dunning	0	X	Х	Low/Low			
l l	Running	1	0	Х	Running			
1	Dunning	1	1	0	Running			
I	Running	1	1	1	Low/Low			

Power Connections

Pin No	Pin Number				
V _{DD}	GND	Description			
8	7	Analog Rx			
1, 21, 31, 45, 58, 68	2, 26, 44, 63	DIF clocks			

² After applying DB2000Q filter.

³ For RMS values, additive jitter is calculated by solving for "b" [$b = sqrt(c^2 - a^2)$] where "a" is rms input jitter and "c" is rms total jitter.

² 12kHz to 20MHz brick wall filter.

³ For RMS values, additive jitter is calculated by solving for "b" [$b = sqrt(c^2 - a^2)$] where "a" is rms input jitter and "c" is rms total jitter.



SMBus Addressing

P	in	
SMB_A1_tri	SMB_A0_tri	SMBus Address (Read/Write bit = 0)
0	0	D8
0	M	DA
0	1	DE
M	0	C2
M	M	C4
M	1	C6
1	0	CA
1	M	CC
1	1	CE



Test Loads

Figure 1. AC/DC Test Load for High Impedance Receivers




Figure 2. Test Setup for DB2000Q Additive Phase Jitter Measurement




Table 13. Parameters for Test Loads

Rs (Ω)	Ζο (Ω)	L (cm)	C _L (pF)
Internal	85	25.4	2

Alternate Terminations

The LP-HCSL output can easily drive other logic families. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"</u> for termination schemes for LVPECL, LVDS, CML and SSTL.



General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending ByteN ByteN + X -1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

	Index Block Write Operation							
Controll	er (Host)		IDT (Slave/Receiver)					
T	starT bit							
Slave A	Address							
WR	WRite							
			ACK					
Beginning	Byte = N							
			ACK					
Data Byte	Count = X							
			ACK					
Beginnin	g Byte N							
			ACK					
0		v						
0		X Byte	0					
0		e	0					
			0					
Byte N	+ X - 1							
			ACK					
Р	stoP bit							

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends ByteN + X 1
- IDT clock sends Byte0 ByteX (if X_(H) was written to Byte8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Bloc	ck Re	ead Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	Byte = N		
			ACK
RT	Repeat starT		
Slave A	Address		
RD	ReaD		
	X Byte		ACK
			Data Byte Count=X
AC	CK		
			Beginning Byte N
AC	CK		
		go.	0
()	X Byte	0
()	_	0
()		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



SMBus Table: Output Enable Register

Byte 0	Name	Control Function	Туре	0	1	Default		
Bit 7		Reserved						
Bit 6	DIF_19_En	Output Enable	RW	Low/Low	Enable	1		
Bit 5	DIF_18_En	Output Enable	RW	Low/Low	Enable	1		
Bit 4	DIF_17_En	Output Enable	RW	Low/Low	Enable	1		
Bit 3	DIF_16_En	Output Enable	RW	Low/Low	Enable	1		
Bit 2	Reserved							
Bit 1	Reserved							
Bit 0		Reserved				0		

SMBus Table: Output Enable Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	DIF_7_En	Output Enable	RW			1
Bit 6	DIF_6_En	Output Enable	RW		Pin Control (See Byte 8, 9 or 10)	1
Bit 5	DIF_5_En	Output Enable	RW			1
Bit 4	DIF_4_En	Output Enable	RW	Low/Low		1
Bit 3	DIF_3_En	Output Enable	RW	LOW/LOW	, ,	1
Bit 2	DIF_2_En	Output Enable	RW		0. 10)	1
Bit 1	DIF_1_En	Output Enable	RW			1
Bit 0	DIF_0_En	Output Enable	RW			1

SMBus Table: Output Enable Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	DIF_15_En	Output Enable	RW		Pin Control (See Byte 8, 9 or 10)	1
Bit 6	DIF_14_En	Output Enable	RW			1
Bit 5	DIF_13_En	Output Enable	RW			1
Bit 4	DIF_12_En	Output Enable	RW	Low/Low		1
Bit 3	DIF_11_En	Output Enable	RW	LOW/LOW		1
Bit 2	DIF_10_En	Output Enable	RW			1
Bit 1	DIF_9_En	Output Enable	RW			1
Bit 0	DIF_8_En	Output Enable	RW			1



SMBus Table: Reserved Register

Byte 3	Name	Control Function	Туре	0	1	Default
Bit 7	RB_OE12	Real Time Readback of OE#12	R		OE# Pin High	Real-time
Bit 6	RB_OE11	Real Time Readback of OE#11	R			Real-time
Bit 5	RB_OE10	Real Time Readback of OE#10	R			Real-time
Bit 4	RB_OE9	Real Time Readback of OE#9	R			Real-time
Bit 3	RB_OE8	Real Time Readback of OE#8	R	OE# pin Low		Real-time
Bit 2	RB_OE7	Real Time Readback of OE#7	R			Real-time
Bit 1	RB_OE6	Real Time Readback of OE#6	R			Real-time
Bit 0	RB_OE5	Real Time Readback of OE#5	R			Real-time

Byte 4 is Reserved and reads back 0h00.

SMBus Table: Vendor & Revision ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R	B rev is 0001		0
Bit 6	RID2	REVISION ID	R			0
Bit 5	RID1		R			х
Bit 4	RID0		R		х	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	IDT/ICS		0
Bit 1	VID1	VENDOR ID	R			0
Bit 0	VID0		R			1

SMBus Table: Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device ID 7 (MSB)		R			1
Bit 6	Device ID 6		R			1
Bit 5	Device ID 5		R	2000 is C8		0
Bit 4	Device ID 4		R			0
Bit 3		Device ID 3	R	2000 IS Co		1
Bit 2		Device ID 2	R	_		0
Bit 1		Device ID 1	R			х
Bit 0		Device ID 0	R			0



SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	Reserved						
Bit 4	BC4		RW		0		
Bit 3	BC3		RW	Default value is 8 hex.		1	
Bit 2	BC2	Writing to this register configures how many bytes will be read back.	RW			0	
Bit 1	BC1		RW			0	
Bit 0	BC0		RW			0	

SMBus Table: OE Pin Configuration A Register

Byte8	Name	Control Function	Туре	0	1	Default
Bit 7	OE12#_CFGA	Controls DIF_12	RW		Controls	1
Bit 6	OE11#_CFGA	Controls DIF_11	RW			1
Bit 5	OE10#_CFGA	Controls DIF_10	RW			1
Bit 4	OE09#_CFGA	Controls DIF_9	RW	Does not Control		1
Bit 3	OE08#_CFGA	Controls DIF_8	RW	Does not Control		1
Bit 2	OE07#_CFGA	Controls DIF_7	RW			1
Bit 1	OE06#_CFGA	Controls DIF_6	RW			1
Bit 0	OE05#_CFGA	Controls DIF_5	RW			1

SMBus Table: OE Pin Configuration B Register

Byte 9	Name	Control Function	Туре	0	1	Default
Bit 7	OE12#_CFGB	Controls DIF_13	RW		Controls	0
Bit 6	OE11#_CFGB	Controls DIF_14	RW			0
Bit 5	OE10#_CFGB	Controls DIF_15	RW			0
Bit 4	OE09#_CFGB	Controls DIF_0	RW	Does not Control		0
Bit 3	OE08#_CFGB	Controls DIF_1	RW	Does not Control		0
Bit 2	OE07#_CFGB	Controls DIF_2	RW			0
Bit 1	OE06#_CFGB	Controls DIF_3	RW			0
Bit 0	OE05#_CFGB	Controls DIF_4	RW			0



SMBus Table: OE Pin Configuration C and Output Amplitude Register

Byte 10	Name	Control Function	Туре	0	1	Default
Bit 7	OE12#_CFGC	Controls DIF_16		- Does not Control	Controls	0
Bit 6	OE11#_CFGC	Controls DIF_17				0
Bit 5	OE10#_CFGC	Controls DIF_18				0
Bit 4	OE09#_CFGC	Controls DIF_19				0
Bit 3		Reserved				0
Bit 2	AMP[2]		RW			1
Bit 1	AMP[1]	Global Differential Output Control	RW	0.3V-1V 100mV/step Default = 0.8V	0	
Bit 0	AMP[0]		RW			1

SMBus Table: Output Impedance and Slew Rate Trim Register

Byte 11	Name	Control Function	Туре	0	1	Default
Bit 7	ZUP_DIF_19	Impedance Trim DIF_19	RW	00 or 11 =	Nominal	0
Bit 6	ZDWN_DIF_19	impedance min Dir_19	RW	01 = -5%, 10 = +5%		0
Bit 5	Reserved					
Bit 4	ZUP_DIF_18	Impedance Trim DIF 18	RW	00 or 11 =	- Nominal	0
Bit 3	ZDWN_DIF_18	impedance min Dir_16	RW	01 = -5%,	10 = +5%	0
Bit 2		Reserved				0
Bit 1	ZUP_DIF_17	Impedance Trim DIF_17	RW	00 or 11 =	- Nominal	0
Bit 0	ZDWN_DIF_17	inipedance min Dir_m	RW	01 = -5%, 10 = +5%		0

SMBus Table: Output Configuration Register

Byte 12	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					
Bit 6	ZUP_DIF_16	RW 00 or 11 = Nominal		0		
Bit 5	ZDWN_DIF_16	Impedance Trim DIF_16	RW	01 = -5%, 10 = +5%		0
Bit 4	Reserved					
Bit 3	ZUP_DIF_15	Impedance Trim DIF_15	RW	00 or 11 =	- Nominal	0
Bit 2	ZDWN_DIF_15	impedance min Dir_15	RW	01 = -5%, 10 = +5%		0
Bit 1	Reserved					0
Bit 0	Reserved					0



SMBus Table: Output Configuration Register

Byte 13	Name	Control Function	Туре	0	1	Default
Bit 7	ZUP_DIF_14	Impedance Trim DIE 14	RW	00 or 11 =	= Nominal	0
Bit 6	ZDWN_DIF_14	Impedance Trim DIF_14		10 = +5%	0	
Bit 5	Reserved					
Bit 4	ZUP_DIF_13	Impedance Trim DIF_13	RW	00 or 11 =	= Nominal	0
Bit 3	ZDWN_DIF_13	Impedance Thin Dir_13	RW	01 = -5%,	10 = +5%	0
Bit 2		Reserved				0
Bit 1	ZUP_DIF_12	Impedance Trim DIE 12	RW	00 or 11 =	= Nominal	0
Bit 0	ZDWN_DIF_12	Impedance Trim DIF_12		10 = +5%	0	

SMBus Table: Output Configuration Register

Byte 14	Name	Control Function	Туре	0	1	Default	
Bit 7		Reserved					
Bit 6	ZUP_DIF_11	Impedance Trim DIF_11	RW	00 or 11 = Nominal		0	
Bit 5	ZDWN_DIF_11	impedance min dir_m	RW	01 = -5%, 10 = +5%		0	
Bit 4	Reserved						
Bit 3	ZUP_DIF_10	Impedance Trim DIF 10	RW	00 or 11 =	= Nominal	0	
Bit 2	ZDWN_DIF_10	impedance min dir_10	RW	01 = -5%,	10 = +5%	0	
Bit 1	Reserved					0	
Bit 0	Reserved					0	

SMBus Table: Output Configuration Register

Byte 15	Name	Control Function	Туре	0	1	Default
Bit 7	ZUP_DIF_9	Impedance Trim DIF 9	RW	RW 00 or 11 = Nominal RW 01 = -5%, 10 = +5%		0
Bit 6	ZDWN_DIF_9	impedance min bir_9	RW			0
Bit 5	Reserved				0	
Bit 4	ZUP_DIF_8	Impedance Trim DIF 8	RW	00 or 11 = Nominal		0
Bit 3	ZDWN_DIF_8	RW 01 = -5%, 10 = +5%		10 = +5%	0	
Bit 2	Reserved				0	
Bit 1	ZUP_DIF_7	Impedance Trim DIF 7	RW	00 or 11 =	- Nominal	0
Bit 0	ZDWN_DIF_7	impedance IIIII DIF_/	RW	01 = -5%,	10 = +5%	0



SMBus Table: Output Configuration Register

Byte 16	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved				0	
Bit 6	ZUP_DIF_6	Impedance Trim DIF_6 RW 00 or 11 = Nominal 01 = -5%, 10 = +5%		0		
Bit 5	ZDWN_DIF_6			0		
Bit 4	Reserved				0	
Bit 3	ZUP_DIF_5	Impedance Trim DIF_5	RW	00 or 11 =	Nominal	0
Bit 2	ZDWN_DIF_5	impedance mini bir_5	RW	01 = -5%, 10 = +5%		0
Bit 1	Reserved				0	
Bit 0	Reserved			0		

SMBus Table: Output Configuration Register

Byte 17	Name	Control Function	Туре	0	1	Default
Bit 7	ZUP_DIF_4	Impedance Trim DIF_4	RW	00 or 11 = Nominal 01 = -5%, 10 = +5%		0
Bit 6	ZDWN_DIF_4	impedance min bir_4	RW			0
Bit 5	Bit 5 Reserved					0
Bit 4	ZUP_DIF_3	Impedance Trim DIF 3	RW	00 or 11 = Nominal		0
Bit 3	ZDWN_DIF_3	impedance min Dir_3	RW	01 = -5%,	10 = +5%	0
Bit 2	Reserved				0	
Bit 1	ZUP_DIF_2	Impedance Trim DIF_2	RW	00 or 11 =	- Nominal	0
Bit 0	ZDWN_DIF_2	impedance min Dir_z	RW	01 = -5%,	10 = +5%	0

SMBus Table: Output Configuration Register

Byte 18	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved			0		
Bit 6	ZUP_DIF_1	Impedance Trim DIE 1	RW	00 or 11 = Nominal		0
Bit 5	ZDWN_DIF_1	Impedance Trim DIF_1		10 = +5%	0	
Bit 4	Reserved				0	
Bit 3	ZUP_DIF_0	Impedance Trim DIF_0	RW	00 or 11 =	- Nominal	0
Bit 2	ZDWN_DIF_0	impedance min Dir_0	RW	01 = -5%, 10 = +5%		0
Bit 1	Reserved			0		
Bit 0	Reserved			0		

Byte 19 is Reserved.



SMBus Table: Stop State Configuration Register

Byte 20	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved				0	
Bit 6		Reserved				0
Bit 5	Reserved				0	
Bit 4	Reserved				0	
Bit 3	Reserved			0		
Bit 2	Reserved			1		
Bit 1	STOPST[1]	Differential Stop Mode State	RW	00 = Low/Low	10 = High/Low	0
Bit 0	STOPST[0]	Dilierential Stop Mode State	RW	01 = HiZ/HiZ	11 = Low/High	0

SMBus Table: PD_RESTORE

Byte 21	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved			0		
Bit 6		Reserved			0	
Bit 5	Reserved			0		
Bit 4	Reserved			0		
Bit 3	PD_RESTORE# Save Configuration in Power Down RW Config Cleared Config Saved				1	
Bit 2	Reserved			0		
Bit 1	Reserved			0		
Bit 0	Reserved			0		

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/nlnlg72-package-outline-100-x-100-mm-body-epad-59-mm-sq-050-mm-pitch-vfqfpn-sawn

Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature
9QXL2000BNLGI	10 x 10 mm, 0.50mm pitch 72-VFQFPN	Trays	-40°C to +85°C
9QXL2000BNLGI8	10 x 10 mm, 0.50mm pitch 72-VFQFPN	Reel	-40°C to +85°C

[&]quot;G" designates PB-free configuration, RoHS compliant.

[&]quot;B" is the device revision designator (will not correlate with the datasheet revision).



Marking Diagram



◆ LOT COO

- "I" denotes industrial temperature range
- "#" denotes the stepping number.
- "YYWW" denotes the last two digits of the year and work week the part was assembled.
- "\$" denotes the mark code.
- "LOT" denotes the lot number.
- "COO" denotes country of origin.

Revision History

Revision Date	Description of Change
February 15, 2019	Initial release.



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com/go/sales

Tech Support www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc All rights reserved.