

#### PC MAIN CLOCK - CK540

9UMS9001

### **Recommended Application:**


Calistoga Based Ultra-Mobile PC (UMPC)

#### **Output Features:**

- 2 CPU Low Power differential push-pull pairs
- 1 ITP low power differential push-pull pair
- 4 SRC low power differential push-pull pairs
- 1 LCD100 SSCD low power differential push-pull pair
- 1 DOT96 low power differential push-pull pair
- 3 PCI, 33MHz
- 1 USB, 48MHz
- 1 REF, 14.31818MHz

#### Features/Benefits:

- Supports Dothan ULV CPUs with 100 and 133 MHz CPU outputs
- Dedicated TEST/SEL and TEST/MODE pins saves isolation resistors on pins
- PCI\_SRC and CPU STOP inputs for power manangment
- Fully integrated Vreg
- Integrated series resistors on differential outputs
- Supports split rail operation for maximum power savings
- Also runs from single 3.3V rail
- 1.05V-3.3V support for differential VDDIO



56-pin MLF


## **Pin Description**

PIN#	PIN NAME	TYPE	DESCRIPTION
1	X2	OUT	Crystal output, nominally 14.318MHz.
2	X1	IN	Crystal input, Nominally 14.318MHz.
3	VDDREFIO_3.3	PWR	Power pin for the REF output and crystal oscillator. 3.3V nominal.
4	REF0	OUT	3.3V 14.318MHz reference clock
5	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.
6	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
7	TEST_SEL	IN	3.3V input that puts the part in test mode. This is a realtime input. See the Test Clarification Table for details.
8	TEST_MODE	IN	When Test mode is selected, this chooses either hi-Z or REF/N for the outputs.
9	PCI_STOP#	IN	3.3V tolerant input that stops all PCI and SRC clocks, except those set to be free running.
10	VDDIO_PCI3.3	PWR	3.3V power supply for the PCI outputs
11	PCI0	OUT	3.3V PCI clock output.
12	PCI1	OUT	3.3V PCI clock output.
13	PCI_F2	OUT	Free running 3.3V PCI clock output
14	GNDPÇI	PWR	Ground for PCI output clocks.
15	GND48	PWR	Ground for the USB clock.
16	USB_48MHz	OUT	Fixed 3.3V 48MHz USB clock output
17	VDD48IO_3.3	PWR	3.3V Power supply for the 48MHz output
18	VDD48PLL_3.3	PWR	3.3V Power supply for the 48/96MHz PLL
19	VDDIO_96Mhz	PWR	Power supply for DOT96 output. VDD_IO = 1.05 to 3.3V +/-5%.
20	DOT96C_LPRS	OUT	Complement side of low-power CK505-type 96MHz differential clock. Rs is integrated (No external series resistor required).
21	DOT96T_LPRS	OUT	True side of low-power CK505-type 96MHz differential clock. Rs is integrated (No external series resistor required).
22	GND	PWR	Ground for 96MHz output
23	GND	PWR	Ground for LCD 100 MHz output.
24	LCD100C_LPRS	OUT	Complement side of low-power CK505-type LCD100MHz spreading differential clock. Rs is integrated (No external series resistor required).
25	LCD100T_LPRS	OUT	True side of low-power CK505-type LCD100MHz spreading differential clock. Rs is integrated (No external series resistor required).
26	VDDIO_LCD	PWR	Power supply for LCD100 output. VDD_IO = 1.05 to 3.3V +/-5%.
27	VDDLCDPLL_3.3	PWR	3.3V Power supply for the LCD100 Spreading PLL
28	CLKREQ1#	IN	Clock request input for SRC output pair 1. See the SRC, LCD, DOT Power Management Table for details

# Pin Description (continued)

	PIN NAME CLKREQ0#	TYPE IN	DESCRIPTION  Clock request input for SRC output pair 0. See the SRC, LCD, DOT Power Management Table for
30		IIN	details
	SRC0C_LPRS	OUT	Complement side of low-power CK505-type SRC0 differential clock. Rs is integrated (No external series resistor required).
31	SRC0T_LPRS	OUT	True side of low-power CK505-type SRC0 differential clock. Rs is integrated (No external series resistor required).
32	SRC1C_LPRS	OUT	Complement side of low-power CK505-type SRC1 differential clock. Rs is integrated (No external series resistor required).
33	SRC1T_LPRS	OUT	True side of low-power CK505-type SRC1 differential clock. Rs is integrated (No external series resistor required).
34	GNDSRC	PWR	Ground for SRC clocks
35	VDDIO_SRC	PWR	Power supply for SRC outputs. VDD_IO = 1.05 to 3.3V +/-5%.
36	SRC2C_LPRS	OUT	Complement side of low-power CK505-type SRC2 differential clock. Rs is integrated (No external series resistor required).
37	SRC2T_LPRS	OUT	True side of low-power CK505-type SRC2 differential clock. Rs is integrated (No external series resistor required).
38	SRC3C_LPRS	OUT	Complement side of low-power CK505-type SRC3 differential clock. Rs is integrated (No external series resistor required).
39	SRC3T_LPRS	OUT	True side of low-power CK505-type SRC3 differential clock. Rs is integrated (No external series resistor required).
40	VDDCORE_3.3	PWR	3.3V Power supply for 3.3V core
41	CLKREQ3#	IN	Clock request input for SRC output pair 3. See the SRC, LCD, DOT Power Management Table for details
42	CLKREQ2#	IN	Clock request input for SRC output pair 2. See the SRC, LCD, DOT Power Management Table for details
43	FSLB	IN	Low threshold Frequency Select input. See Table 1: CPU Frequency Select Table and the Vih_fs and Vil_fs specifications.
44	CPU_STOP#	IN	Stops all CPU clocks except those set to be free running.
45	CPUITPC_LPRS	OUT	Complement side of low-power CK505-type CPUITP differential clock. Rs is integrated (No external series resistor required). Note that this pin is NOT muxed with an SRC output.
46	CPUITPT_LPRS	OUT	True side of low-power CK505-type CPUITP differential clock. Rs is integrated (No external series resistor required).
47	CPU1C_LPRS	OUT	Complement side of low-power CK505-type CPU1 differential clock. Rs is integrated (No external series resistor required). Note that this pin is NOT muxed with an SRC output.
48	CPU1T_LPRS	OUT	True side of low-power CK505-type CPU1 differential clock. Rs is integrated (No external series resistor required).
49	VDDIO_CPU	PWR	Power supply for CPU outputs. VDD_IO = 1.05 to 3.3V +/-5%.
50	GNDCPU	PWR	Ground Pin for CPU Outputs
51	CPU0C_LPRS	OUT	Complement side of low-power CK505-type CPU1 differential clock. Rs is integrated (No external series resistor required). Note that this pin is NOT muxed with an SRC output.
52	CPU0T_LPRS	OUT	True side of low-power CK505-type CPU1 differential clock. Rs is integrated (No external series resistor required).
53	VDDCPUPLL_3.3	PWR	3.3V Power Supply for CPU PLL.
54	CK_PWRGD#/PD	IN	Notifies 9UMS9001 to sample latched inputs or enter power down mode.  1 = Power down mode  Falling Edge = Sample latched inputs  0 = Normal operation
55	FSLC	IN	Low threshold Frequency Select input. See Table 1: CPU Frequency Select Table and the Vih_fs and Vil_fs specifications.
56	GNDREF	PWR	Ground pin for crystal oscillator circuit and REF output

### **Functional Block Diagram**



### **Power Groups**

	Pin Number	Danie	nui mati n m			
VDD3.3V	VDDIO 1.05~3.3V	GND	Description			
	49	50	CPUCLK	Low power outputs		
53		50	CFUCER	Analog		
53			Master C	lock, Analog		
	35	34	SRCCLK	Low power outputs		
40		34	SHOOLK	Analog		
	26	23	LCDCLK	Low power outputs		
27		23	LODGER	PLL		
	19	22	DOT 96Mhz	Low power outputs		
17, 18		15	USB 48			
3		56	Xtal, REF			
10		14	PC	CICLK		

**Table 1: CPU Frequency Select Table** 

FS <sub>L</sub> C <sup>1</sup> B0b7	FS <sub>L</sub> B <sup>1</sup> B0b6	CPU MHz	SRC MHz	PCI MHz	REF MHz	USB MHz	DOT MHz
0	0	133.33	100.00	33.33	14.318	48.00	96.00
0	1	Reserved	100.00	33.33	14.516	46.00	90.00
1	0	100.00	100.00	22.22	14.318	48.00	96.00
1	1	200.00	100.00	33.33	14.316		90.00

FS<sub>L</sub>C is a low-threshold input.Please see V<sub>IL\_FS</sub> and V<sub>IH\_FS</sub> specifications in the Input/Supply/Common Output Parameters Table for correct values.
 Also refer to the Test Clarification Table.

**Table 2: LCD Quick Configuration** 

B1b3	B1b2	B1b1	B1b0	Pin 24/25	Spread	Comment
БТОЗ	B102	וטום	B 100	MHz	%	Comment
0	0	0	0	100.00	0.25% Down Spread	LCDCLK
0	. 0	0	1	100.00	0.5% Down Spread	LCDCLK
0	0	1	0	100.00	1% Down Spread	LCDCLK
0	0	1	1	100.00	1.25% Down Spread	LCDCLK
0	1	0	0	100.00	1.5% Down Spread	LCDCLK
0	1	0	1	100.00	2% Down Spread	LCDCLK
0	1	1	0	100.00	2.5% Down Spread	LCDCLK
0	1	1	1	100.00	3.0% Down Spread	LCDCLK
1	0	0	0	100.00	0.25% Center Spread	LCDCLK
1	0	0	1	100.00	0.5% Center Spread	LCDCLK
1	0	1	0	100.00	1% Center Spread	LCDCLK
1	0	1	1	100.00	1.25% Center Spread	LCDCLK
1	1	0	0	100.00	1.5% Center Spread	LCDCLK
1	1	0	1	100.00	2% Center Spread	LCDCLK
1	1	1	0	100.00	2.5% Center Spread	LCDCLK
1	1	1	1	100.00	3.0% Center Spread	LCDCLK

Table 3: IO\_Vout select table

B5b2	B5b1	B5b0	IO_Vout
0	0	0	0.3V
0	0	1	0.4V
0	1	0	0.5V
0	1	1	0.6V
1	0	0	0.7V
1	0	1	V8.0
1	1	0	0.9V
1	1	1	1.0V

**Absolute Maximum Ratings** 

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Maximum Supply Voltage	VDDxxx_3.3	Supply Voltage		4.6	٧	1,7
Maximum Supply Voltage	VDDxxx_1.8	Supply Voltage		2.3	V	1,7
Maximum Supply Voltage	VDDxxx_IO	Low-Voltage Differential I/O Supply		3.8	٧	1,7
Maximum Input Voltage	V <sub>IH</sub>	3.3V LVCMOS Inputs		4.6	V	1,7,8
Minimum Input Voltage	V <sub>IL</sub>	Any Input	GND - 0.5		٧	1,7
Storage Temperature	Ts	-	-65	150	°C	1,7
Input ESD protection	ESD prot	Human Body Model	2000		V	1,7

### **Electrical Characteristics - Input/Supply/Common Output Parameters**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Ambient Operating Temp	Tambient	-	0	70	°C	1
Supply Voltage	VDDxxx_3.3	Supply Voltage	3.135	3.465	V	1
Supply Voltage	VDDxxx_1.8	Supply Voltage	1.71	1.89	V	1
Supply Voltage	VDDxxx_IO	Low-Voltage Differential I/O Supply	1.05	3.465	<b>V</b>	1
Input High Voltage	V <sub>IHSE</sub>	Single-ended inputs	2	$V_{DD} + 0.3$	V	1
Input Low Voltage	V <sub>ILSE</sub>	Single-ended inputs	V <sub>SS</sub> - 0.3	0.8	V	1
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD} V_{IN} = GND$	-5	5	uA	1
Input Leakage Current	I <sub>INRES</sub>	Inputs with pull or pull down resistors $V_{IN} = V_{DD}, V_{IN} = GND$	-200	200	uA	1
Output High Voltage	V <sub>OHSE</sub>	Single-ended outputs, I <sub>OH</sub> = -1mA	2.4		V	1
Output Low Voltage	V <sub>OLSE</sub>	Single-ended outputs, I <sub>OL</sub> = 1 mA		0.4	٧	1
Output High Voltage	V <sub>OHDIF</sub>	Differential Outputs	0.7	0.9	V	1
Output Low Voltage	V <sub>OLDIF</sub>	Differential Outputs		0.4	V	1
Low Threshold Input- High Voltage (Test Mode)	V <sub>IH_FS_TEST</sub>	3.3 V +/-5%	2	V <sub>DD</sub> + 0.3	٧	1
Low Threshold Input- High Voltage	$V_{IH\_FS}$	3.3 V +/-5%	0.7	1.5	٧	1
Low Threshold Input- Low Voltage	$V_{IL\_FS}$	3.3 V +/-5%	V <sub>SS</sub> - 0.3	0.35	٧	1
Operating Supply Current	I <sub>DD_DEFAULT</sub>	3.3V supply, LCDPLL off		80	mA	1
	I <sub>DD_LCDEN</sub>	3.3V supply, LCDPLL enabled		100	mA	1
	I <sub>DD_IO</sub>	0.8V supply, Differential IO current, all outputs enabled		25	mA	1
	I <sub>DD_PD3.3</sub>	3.3V supply, Power Down Mode		1	mA	1
Power Down Current	I <sub>DD_PDIO</sub>	0.8V IO supply, Power Down Mode		0.1	mA	1
Input Frequency	F <sub>i</sub>	V <sub>DD</sub> = 3.3 V		15	MHz	2
Pin Inductance	L <sub>pin</sub>			7	nΗ	1
	C <sub>IN</sub>	Logic Inputs	1.5	5	pF	1
Input Capacitance	C <sub>OUT</sub>	Output pin capacitance		6	pF	1
	C <sub>INX</sub>	X1 & X2 pins		7	pF	1
Spread Spectrum Modulation Frequency	f <sub>ssmod</sub>	Triangular Modulation	30	33	kHz	1

### **AC Electrical Characteristics - Input/Common Parameters**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Clk Stabilization	T <sub>STAB</sub>	From VDD Power-Up or de- assertion of PD# to 1st clock		1.8	ms	1
Tdrive_SRC	T <sub>DRSRC</sub>	SRC output enable after PCI_STOP# de-assertion		15	ns	1
Tdrive_PD#	T <sub>DRPD</sub>	Differential output enable after PD# de-assertion		300	us	1
Tdrive_CPU	T <sub>DRSRC</sub>	CPU output enable after CPU_STOP# de-assertion		10	ns	1
Tfall_PD#	T <sub>FALL</sub>	Fall/rise time of PD#, PCI_STOP#		5	ns	1
Trise_PD#	T <sub>RISE</sub>	and CPU_STOP# inputs		5	ns	1

#### **AC Electrical Characteristics - Low Power Differential Outputs**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
Rising Edge Slew Rate	t <sub>SLR</sub>	Differential Measurement	1	4	V/ns	1,2
Falling Edge Slew Rate	t <sub>FLR</sub>	Differential Measurement	1	4	V/ns	1,2
Rise/Fall Time Variation	t <sub>SLVAR</sub>	Single-ended Measurement		125	ps	1
Maximum Output Voltage	$V_{HIGH}$	Includes overshoot		1150	mV	1
Minimum Output Voltage	$V_{LOW}$	Includes undershoot	-300		mV	1
Differential Voltage Swing	$V_{SWING}$	Differential Measurement	300		mV	1
Crossing Point Voltage	V <sub>XABS</sub>	Single-ended Measurement	300	550	mV	1,3,4
Crossing Point Variation	V <sub>XABSVAR</sub>	Single-ended Measurement		140	mV	1,3,5
Duty Cycle	D <sub>CYC</sub>	Differential Measurement	45	55	%	1
CPU Jitter - Cycle to Cycle	CPUJ <sub>C2C</sub>	Differential Measurement		85	ps	1
SRC Jitter - Cycle to Cycle	SRCJ <sub>C2C</sub>	Differential Measurement		125	ps	1
DOT Jitter - Cycle to Cycle	DOTJ <sub>C2C</sub>	Differential Measurement		250	ps	1
CPU[1:0] Skew	CPU <sub>SKEW10</sub>	Differential Measurement		100	ps	1
CPU[2_ITP:0] Skew	CPU <sub>SKEW20</sub>	Differential Measurement		150	ps	1
SRC[3:0] Skew	SRC <sub>SKEW</sub>	Differential Measurement		250	ps	1

#### **Electrical Characteristics - PCICLK/PCICLK\_F**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
Long Accuracy	ppm	see Tperiod min-max values	-300	300	ppm	1,6
Clock period	т	33.33MHz output nominal	29.99100	30.00900	ns	6
Clock period	$T_{period}$	33.33MHz output spread	29.99100	30.15980	ns	6
Absolute min/max period	$T_{abs}$	33.33MHz output nominal/spread	29.49100	30.65980	ns	6
Output High Voltage	$V_{OH}$	I <sub>OH</sub> = -1 mA	2.4		V	1
Output Low Voltage	$V_{OL}$	I <sub>OL</sub> = 1 mA		0.4	V	1
Output High Current	I <sub>OH</sub>	V <sub>OH</sub> @MIN = 1.0 V	-33		mA	1
Output riigh Current		V <sub>OH</sub> @MAX = 3.135 V		-33	mA	1
Output Low Current		V <sub>OL</sub> @ MIN = 1.95 V	30		mA	1
Output Low Current	I <sub>OL</sub>	V <sub>OL</sub> @ MAX = 0.4 V		38	mA	1
Rising Edge Slew Rate	t <sub>SLR</sub>	Measured from 0.8 to 2.0 V	1	4	V/ns	1
Falling Edge Slew Rate	t <sub>FLR</sub>	Measured from 2.0 to 0.8 V	1	4	V/ns	1
Duty Cycle	d <sub>t1</sub>	V <sub>T</sub> = 1.5 V	45	55	%	1
Skew	t <sub>skew</sub>	V <sub>T</sub> = 1.5 V		250	ps	1
Intentional PCI-PCI delay	t <sub>delay</sub>	V <sub>T</sub> = 1.5 V	0 non	ninal	ps	1,9
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	V <sub>T</sub> = 1.5 V		500	ps	1

### **Electrical Characteristics - USB48MHz**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
Long Accuracy	ppm	see Tperiod min-max values	-100	100	ppm	1,2
Clock period	T <sub>period</sub>	48.00MHz output nominal	20.83125	20.83542	ns	2
Absolute min/max period	$T_{abs}$	48.00MHz output nominal	20.48130	21.18540	ns	2
Output High Voltage	$V_{OH}$	I <sub>OH</sub> = -1 mA	2.4		V	1
Output Low Voltage	$V_{OL}$	I <sub>OL</sub> = 1 mA		0.4	V	1
Output High Current	,	V <sub>OH</sub> @MIN = 1.0 V	-29		mA	1
Output riigii Ourrent	I <sub>OH</sub>	V <sub>OH</sub> @MAX = 3.135 V		-23	mA	1
Output Low Current	1	V <sub>OL</sub> @ MIN = 1.95 V	29		mA	1
Output Low Ourrent	I <sub>OL</sub>	$V_{OL}$ @ MAX = 0.4 V		27	mA	1
Rising Edge Slew Rate	t <sub>slR</sub>	Measured from 0.8 to 2.0 V	1	2	V/ns	1
Falling Edge Slew Rate	t <sub>FLR</sub>	Measured from 2.0 to 0.8 V	1	2	V/ns	1
Duty Cycle	d <sub>t1</sub>	V <sub>T</sub> = 1.5 V	45	55	%	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	V <sub>T</sub> = 1.5 V		350	ps	1

### **Electrical Characteristics - SMBus Interface**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
SMBus Voltage	$V_{\scriptscriptstyle DD}$		2.7	5.5	V	1
Low-level Output Voltage	$V_{OLSMB}$	@ I <sub>PULLUP</sub>		0.4	V	1
Current sinking at	1		4		Л	4
$V_{OLSMB} = 0.4 V$	I <sub>PULLUP</sub>	SMB Data Pin	4		mA	<b>'</b>
SCLK/SDATA	т	(Max VIL - 0.15) to		1000	ns	1
Clock/Data Rise Time	T <sub>RI2C</sub>	(Min VIH + 0.15)		1000	115	-
SCLK/SDATA	_	(Min VIH + 0.15) to		300		4
Clock/Data Fall Time	$T_{Fl2C}$	(Max VIL - 0.15)		300	ns	'
Maximum SMBus Operating	_	Block Mode		100	kHz	4
Frequency	F <sub>SMBUS</sub>	DIOCK MODE		100	KITZ	1

#### **Electrical Characteristics - REF-14.318MHz**

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values	-300	300	ppm	1,2
Clock period	T <sub>period</sub>	14.318MHz output nominal	69.8203	69.8622	ns	2
Absolute min/max period	T <sub>abs</sub>	14.318MHz output nominal	69.8203	70.86224	ns	2
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	2.4		V	1
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1 mA		0.4	V	1
Output High Current	I <sub>OH</sub>	V <sub>OH</sub> @MIN = 1.0 V, V <sub>OH</sub> @MAX = 3.135 V	-33	-33	mA	1
Output Low Current	I <sub>OL</sub>	V <sub>OL</sub> @MIN = 1.95 V, V <sub>OL</sub> @MAX = 0.4 V	30	38	mA	1
Rising Edge Slew Rate	t <sub>SLR</sub>	Measured from 0.8 to 2.0 V	1	4	V/ns	1
Falling Edge Slew Rate	t <sub>FLR</sub>	Measured from 2.0 to 0.8 V	1	4	V/ns	1
Duty Cycle	d <sub>t1</sub>	V <sub>T</sub> = 1.5 V	45	55	%	1
J.itter	t <sub>jcyc-cyc</sub>	V <sub>T</sub> = 1.5 V		1000	ps	1

#### **Notes on Electrical Characteristics:**

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through Vswing centered around differential zero

<sup>&</sup>lt;sup>3</sup> Vxabs is defined as the voltage where CLK = CLK#

<sup>&</sup>lt;sup>4</sup> Only applies to the differential rising edge (CLK rising and CLK# falling)

<sup>&</sup>lt;sup>5</sup> Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of CLK and falling edge of CLK#. It is measured using a +/-75mV window centered on the average cross point where CLK meets CLK#. The average cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations

<sup>&</sup>lt;sup>6</sup> All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz

<sup>&</sup>lt;sup>7</sup> Operation under these conditions is neither implied, nor guaranteed.

<sup>&</sup>lt;sup>8</sup> Maximum input voltage is not to exceed maximum VDD

<sup>&</sup>lt;sup>9</sup> See PCI Clock-to-Clock Delay Figure

### General I<sup>2</sup>C serial interface information for the 9UMS9001

#### **How to Write:**

- · Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the beginning byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1 (see Note 2)
- ICS clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

Index Block Write Operation								
Coi	ntroller (Host)	ICS (Slave/Receiver)						
Τ	starT bit							
Slav	e Address D2 <sub>(H)</sub>							
WR	WRite							
			ACK					
Beg	inning Byte = N							
			ACK					
Data	Byte Count = X							
			ACK					
Begir	nning Byte N							
			ACK					
	0	тe						
	0	X Byte	0					
	0	×	0					
			0					
Byte	e N + X - 1							
			ACK					
Р	stoP bit							

#### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- · Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

In	Index Block Read Operation						
Controller (Host)			S (Slave/Receiver)				
Т	starT bit						
Slave	e Address D2 <sub>(H)</sub>						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
Slav	e Address D3 <sub>(H)</sub>						
RD	ReaD						
			ACK				
		Data Byte Count = X					
	ACK						
			Beginning Byte N				
	ACK						
		ţe	0				
	0	X Byte	0				
	0		0				
0							
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						

Bit	Pin	Name	Description	Туре	0	1	Default
7		FSLC	CPU Freq. Sel. Bit MSB	RW	Coo Eroquono	v Coloot Toblo	Latch
6		FSLB	CPU Freq. Sel. Bit LSB	RW	See Frequency Select Table		Latch
5		CPU_SS_EN	Spread spectrum enable for CPU/SRC/PCI outputs	RW	SS Disabled	SS Enabled	1
4		LCD_Enable	Turns On LCD PLL	RW	Off	On	1
3		SRC3_STOP	SRC 3 Stop Control	RW		Stops with PCI_STOP# Assertion	0
2		SRC2_STOP	SRC 2 Stop Control	RW	Fran Dunning		0
1		SRC1_STOP	SRC 1 Stop Control	RW			0
0		SRC0_STOP	SRC 0 Stop Control	RW			0

Byte 1 LCD Quick Config and CPU Stop ControlRegister

Bit	Pin	Name	Description	Туре	0	1	Default
7		CPU_ITP_STOP	CPU_ITP Stop Control	RW		Stops with	0
6		CPU1_STOP	CPU1 Stop Control	RW	Free Running	CPU_STOP#	1
5		CPU0_STOP	CPU0 Stop Control	RW		assertion	1
4		LCD_SS_EN	Turns on SS for LCD PLL	RW	Off	On	1
3		LCD_SSC_SEL	Select down or center SSC	RW	Down spread	Center spread	0
2		· LCD_CF2	PLL3 Quick Config Bit 2	RW	See Table 2: LCD Quick Configuration		0
1		LCD_CF1	PLL3 Quick Config Bit 1	RW			0
0		LCD_CF0	PLL3 Quick Config Bit 0	RW			1

Byte 2 Output Enable and Stop Control Register

Bit	Pin	Name	Description	Туре	0	1	Default
7		PCI_F2_STOP	Free running PCI Stop Control	RW		Stops with	0
6		PCI1_STOP	PCI1 Stop Control	RW	Free Running	PCI_STOP#	1
5		PCI0_STOP	PCI 0 Stop Control	RW		assertion	1
4		REF_OE	Output enable for REF	RW	Output Disabled	Output Enabled	1
3		USB_OE	Output enable for USB	RW	Output Disabled	Output Enabled	1
2		PCIF2_OE	Output enable for PCI2	RW	Output Disabled	Output Enabled	1
1	_	PCI1_OE	Output enable for PCI1	RW	Output Disabled	Output Enabled	1
0	•	PCI0_OE	Output enable for PCI0	RW	Output Disabled	Output Enabled	1

Byte 3 Output Enable Register

Bit	Pin	Name	Description	Туре	0	1	Default
7		CPU_ITP_OE	Output enable for CPU_ITP	RW	Output Disabled	Output Enabled	1
6		CPU1_OE	Output enable for CPU1	RW	Output Disabled	Output Enabled	1
5		CPU0_OE	Output enable for CPU0	RW	Output Disabled	Output Enabled	1
4		Reserved	Reserved	RW			0
3		SRC3_OE	Output enable for SRC4	RW	Output Disabled	Output Enabled	1
2		SRC2_OE	Output enable for SRC4	RW	Output Disabled	Output Enabled	1
1	·	SRC1_OE	Output enable for SRC4	RW	Output Disabled	Output Enabled	1
0		SRC0_OE	Output enable for SRC4	RW	Output Disabled	Output Enabled	1

Byte 4 Output Enable and CLKREQ# Control Register

Bit	Pin	Name	Description	Туре	0	1	Default
7		DOT96_OE	Output enable for DOT96	RW	Output Disabled	Output Enabled	1
6		LCD100_OE	Output enable for LCD100	RW	Output Disabled	Output Enabled	1
5		Reserved	Reserved	RW			0
4		Reserved	Reserved	RW			0
3		SRC3_CR	SRC3 CLKREQ3# Enable	RW			0
2		SRC2_CR	SRC2 CLKREQ2# Enable	RW	Not controlled by	Controlled by	0
1		SRC1_CR	SRC1 CLKREQ1# Enable	RW	CLKREQ#	CLKREQ#	0
0	·	SRC0_CR	SRC0 CLKREQ0# Enable	RW			0

Bit	Pin	Name	Description	Туре	0	1	Default
7		PCI_F2 Strength	Sets the PCI_F2 output drive strength	RW			1
6		PCI1 Strength	Sets the PCI1 output drive strength	RW	1 Load	2 Loads	1
5		PCI0 Strength	Sets the PCI0 output drive strength	RW	i Loau	2 Loaus	1
4		48MHz Strength	Sets the 48MHz output drive strength	RW	7		1
3		REF Strength	Sets the REF output drive strength	RW	2 Loads	3 Loads	1
2		IO_VOUT2	IO Output Voltage Select (Most Significant Bit)	RW	See Table 3: V_IO Selection (Default is 0.8V)		1
1		IO_VOUT1	IO Output Voltage Select	RW			0
0		IO_VOUT0	IO Output Voltage Select (Least Significant Bit)	RW			1

Byte 6 Reserved Register

Bit	Pin	Name	Description	Туре	0	1	Default
7		Reserved	Reserved	RW			0
6		Reserved	Reserved	RW			0
5		Reserved	Reserved	RW			0
4		Reserved	Reserved	RW			0
3		Reserved	Reserved	RW			0
2		Reserved	Reserved	RW			0
1		Reserved	Reserved	RW			0
0		Reserved	Reserved	RW			0

#### Byte 7 Vendor ID/ Revision ID

Bit	Pin	Name	Description	Туре	0	1	Default
7		Rev Code Bit 3					Х
6		Rev Code Bit 2	Revision ID	R			Х
5		Rev Code Bit 1		R		X	
4		Rev Code Bit 0			Vendor	Х	
3		Vendor ID bit 3		R	Vendoi	specific	0
2		Vendor ID bit 2	Vendor ID	R	_		0
1	•	Vendor ID bit 1	ICS is 0001, binary	R			0
0		Vendor ID bit 0		R			1

Byte 8 Device ID Register

Bit	Pin	Name	Description	Туре	0	1	Default
7		Device_ID3		R			0
6		Device_ID2	Poekogo ID oodo		Devide ID = 0011 Hex		0
5		Device_ID1	Package ID code	R	56-pin QFN		1
4		Device_ID0					1
3		Reserved	Reserved	RW			0
2		Reserved	Reserved	RW			0
1		Reserved	Reserved	RW			0
0		Reserved	Reserved	RW			1

**Byte 9 Test Mode Register** 


Bit	Pin	Name	Description	Туре	0	1	Default
						Stops with	
7		LCD_STOP	LCD Stop Control	RW	Free Running	PCI_STOP#	0
						assertion	
6		Reserved	Reserved	RW			0
5		Reserved	Reserved	RW			0
4		Test Mode Select	Allows test select, ignores Test Sel input pin	RW	Outputs HI-Z	Outputs = REF/N	0
3		Test Mode Entry	Enters into test mode, ignores input pin	RW	Normal operation	Test mode	0
2		Reserved	Reserved	RW			0
1		Reserved	Reserved	RW			0
0	·	PLL1_SS	PLL1 Spread Spectrum Mode	RW	Down-spread	Center-spread	0

### **Test Clarification Table**

Comments	Н	W	SW		
	TEST_SEL HW PIN	TEST_MODE HW PIN X	B9b3	REF/N or HI-Z B9b4	OUTPUT
	<2.0V >2.0V	0	0 X	0	NORMAL HI-Z
	>2.0V >2.0V	0	X	1	REF/N
Power-up w/ TEST_SEL = 1 to enter test mode	>2.0V	1	X	0	REF/N
Cycle power to disable test mode TEST_MODE>low Vth input TEST_MODE is a real time input	>2.0V	1	x	1	REF/N
	<2.0V	Х	1	0	HI-Z
If TEST_SEL HW pin is 0 during power-up, test mode can be invoked through B9b3.  If test mode is invoked by B9b3, only B9b4 is used to select HI-Z or REF/N  FSLB/TEST_Mode pin is not used.  Cycle power to disable test mode, one shot control	<2.0V	х	1	1	REF/N

B9b3: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION)

B9b4: 1 = REF/N, Default = 0 (HI-Z)



# THERMALLY ENHANCED, VERY THIN, FINE PITCH QUAD FLAT / NO LEAD PLASTIC PACKAGE

#### **DIMENSIONS**

SYMBOL	MIN.	MAX.	
Α	0.8	1.0	
A1	0	0.05	
A3	0.25 Re	ference	
b	0.18	0.3	
е	0.50 BASIC		

#### **DIMENSIONS**

SYMBOL	ICS 56L TOLERANCE
N	56
$N_D$	14
N <sub>E</sub>	14
D x E BASIC	8.00 x 8.00
D2 MIN. / MAX.	4.35 / 4.65
E2 MIN. / MAX.	5.05 / 5.35
L MIN. / MAX.	0.30 / 0.50

#### **Ordering Information**

Part / Order Number	Shipping Package	Package	Temperature
9UMS9001AKLF	Tubes	56-pin MLF	0 to +70° C
9UMS9001AKLFT	Tape and Reel	56-pin MLF	0 to +70° C

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

<sup>&</sup>quot;A" is the device revision designator (will not correlate with the datasheet revision).

### 9UMS9001 PC MAIN CLOCK - CK540

**Revision History** 

Rev.	Issue Date	Who	Description	Page #
			1. Removed CK505 reference is Device ID byte of SMBus	
			2. Moved SMBus AFTER electrical characteristics	
			3. Made Data sheet Rev A device.	
Α	8/28/2008	RDW	4. Move to Final	8, 9, 10
В	7/19/2010	RDW	1. Corrected Pin type for Pins 8, 21, 23.	2
			1. Corrected typo in pin name for pin 29.	
С	6/16/2011	RDW	2. Corrected typo in pin description for pin 41.	1, 2, 3

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/