12-output DB1200ZL Derivative with Integrated 85Ω Terminations

DATASHEET

General Description

The 9ZXL1251 meets the demanding requirements of the Intel DB1200ZL specification, including the critical low-drift requirements of Intel CPUs. It is pin compatible to the 9ZXL1231 and integrates 24 termination resistors, saving 41mm² board area.

Recommended Application

Buffer for Romley, Grantley and Purley Servers, solid state storage and PCIe

Output Features

• 12 LP-HCSL Output Pairs w/integrated terminations (Zo = 85Ω)


Key Specifications

- Cycle-to-cycle jitter <50ps
- Output-to-output skew <50ps
- Input-to-output delay variation <50ps
- PCle Gen3 phase jitter <1.0ps RMS
- Phase jitter: QPI/UPI >=9.6GB/s <0.2ps rms

Features/Benefits


- 85Ω Low-power push-pull HCSL outputs; eliminate 24 resistors, save 41mm² of area
- Pin compatible to 9ZX21201 and 9ZXL1231; easy path to power and area savings
- Space-saving 64-pin VFQFPN package
- Fixed feedback path for 0ps input-to-output delay
- 9 Selectable SMBus Addresses; multiple devices can share the same SMBus Segment
- 12 OE# pins; hardware control of each output
- PLL or bypass mode; supports common and separate clock architectures
- Selectable PLL bandwidth; minimizes jitter peaking in downstream PLL's
- Spread Spectrum Compatible; tracks spreading input clock for low EMI
- -40°C to +85°C device available; supports demanding environmental applications

Block Diagram





Pin Configuration



9 x 9mm VFQFPN package

Note: Pins with ^ prefix have internal 120K pullup
Pins with v prefix have internal 120K pulldowm
Pins with ^v prefix have internal 120K pullup/pulldown (biased to VDD/2)

Power Management Table

CKPWRGD_PD#	DIF_IN/ DIF_IN#	SMBus EN bit	DIF(11:0)/ DIF(11:0)#	PLL STATE IF NOT IN BYPASS MODE
0	Х	Х	Low/Low	OFF
4	Dunning	0	Low/Low	ON
'	Running	1	Running	ON

Functionality at Power-up (PLL mode)

-		=
100M_133M#	DIF_IN MHz	DIF(11:0)
1	100.00	DIF_IN
0	133.33	DIF IN

Power Connections

	Pin Number	•	
VDD	VDDIO	GND	Description
1		2	Analog PLL
8		7	Analog Input
24,40,57	25,32,49,56	23,33,41,48, 58,65	DIF clocks



PLL Operating Mode Readback Table

HiBW_BypM_LoBW#	Byte0, bit 7	Byte 0, bit 6
Low (Low BW)	0	0
Mid (Bypass)	0	1
High (High BW)	1	1

PLL Operating Mode

HiBW_BypM_LoBW#	MODE
Low	PLL Lo BW
Mid	Bypass
High	PLL Hi BW

NOTE: PLL is OFF in Bypass Mode

9ZXL1251 SMBus Addressing

Р	in	
SMB_A1_tri SMB_A0_tr		SMBus Address
0	0	D8
0	М	DA
0	1	DE
М	0	C2
М	М	C4
М	1	C6
1	0	CA
1	М	CC
1	1	CE



Pin Descriptions

PIN#	PIN NAME	TYPE	DESCRIPTION
l 1 ∖	VDDA	PWR	Power for the PLL core.
	GNDA	GND	Ground pin for the PLL core.
	NC	N/A	No Connection.
	40014 40014"	INI	3.3V Input to select operating frequency. This pin has an internal pull-up resistor.
4 /	^100M_133M#	IN	See Functionality Table for Definition
^	ALUDIA DVDM LODIAU	LATCHED	Trilevel input to select High BW, Bypass or Low BW mode. This pin is biased to VDD/2
5 ^	^vHIBW_BYPM_LOBW#	IN	(Bypass mode) with internal pull up/pull down resistors. See PLL Operating Mode Table for
6 6	CKPWRGD_PD#	INI	3.3V Input notifies device to sample latched inputs and start up on first high assertion, or exit
6	CKPWRGD_PD#	IN	Power Down Mode on subsequent assertions. Low enters Power Down Mode.
7 (GND	GND	Ground pin.
8 1	VDDR	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as an analog power
		1 4411	rail and filtered appropriately.
-	DIF_IN	IN	HCSL True input
10	DIF_IN#	IN	HCSL Complementary Input
11 v	vSMB_A0_tri	IN	SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to
			decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.
	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant
13 5	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant
14 v	vSMB_A1_tri	IN	SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to
			decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.
l l_		a	Complementary half of differential feedback output, provides feedback signal to the PLL for
15	DFB_OUT_NC#	OUT	synchronization with input clock to eliminate phase error. This pin should NOT be connected on
			the circuit board, the feedback is internal to the package.
	DED 01/E NO	O. 17	True half of differential feedback output, provides feedback signal to the PLL for synchronization
16	DFB_OUT_NC	OUT	with the input clock to eliminate phase error. This pin should NOT be connected on the circuit
4-7	DIE 0	OUT	board, the feedback is internal to the package.
	DIF_0	OUT	HCSL true clock output
18 [DIF_0#	OUT	HCSL Complementary clock output
19 v	vOE0#	IN	Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
			Active low input for enabling DIF pair 1. This pin has an internal pull-down.
20 v	vOE1#	IN	1 = disable outputs, 0 = enable outputs
21	DIF_1	OUT	HCSL true clock output
-	DIF_1#	OUT	HCSL Complementary clock output
	GND	GND	Ground pin.
	VDD	PWR	Power supply, nominal 3.3V
	VDDIO	PWR	Power supply for differential outputs
	DIF_2		HCSL true clock output
	DIF_2#	OUT	HCSL Complementary clock output
			Active low input for enabling DIF pair 2. This pin has an internal pull-down.
28 v	vOE2#	IN	1 = disable outputs, 0 = enable outputs
	.050#	18.1	Active low input for enabling DIF pair 3. This pin has an internal pull-down.
29 v	vOE3#	IN	1 =disable outputs, 0 = enable outputs
30	DIF_3	OUT	HCSL true clock output
	 DIF_3#	OUT	HCSL Complementary clock output
-	VDDIO	PWR	Power supply for differential outputs
	GND	GND	Ground pin.
34	DIF_4	OUT	HCSL true clock output
35 E	DIF_4#	OUT	HCSL Complementary clock output
36 v	vOE4#	IN	Active low input for enabling DIF pair 4. This pin has an internal pull-down.
JU V	V OLTII	11 N	1 =disable outputs, 0 = enable outputs
37 v	vOE5#	IN	Active low input for enabling DIF pair 5. This pin has an internal pull-down.
3, V	V OLUπ	11 V	1 =disable outputs, 0 = enable outputs



Pin Descriptions (cont.)

PIN#	PIN NAME	TYPE	DESCRIPTION
	DIF_5	OUT	HCSL true clock output
	DIF_5#	OUT	HCSL Complementary clock output
40	VDD	PWR	Power supply, nominal 3.3V
41	GND	GND	Ground pin.
42	DIF 6	OUT	HCSL true clock output
43	DIF_6#	OUT	HCSL Complementary clock output
	vOE6#	IN	Active low input for enabling DIF pair 6. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
45	vOE7#	IN	Active low input for enabling DIF pair 7. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
46	DIF_7	OUT	HCSL true clock output
47	DIF_7#	OUT	HCSL Complementary clock output
48	GND	GND	Ground pin.
49	VDDIO	PWR	Power supply for differential outputs
50	DIF_8	OUT	HCSL true clock output
51	DIF_8#	OUT	HCSL Complementary clock output
52	vOE8#	IN	Active low input for enabling DIF pair 8. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
53	vOE9#	IN	Active low input for enabling DIF pair 9. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
54	DIF_9	OUT	HCSL true clock output
55	DIF_9#	OUT	HCSL Complementary clock output
56	VDDIO	PWR	Power supply for differential outputs
57	VDD	PWR	Power supply, nominal 3.3V
58	GND	GND	Ground pin.
59	DIF_10	OUT	HCSL true clock output
60	DIF_10#	OUT	HCSL Complementary clock output
61	vOE10#	IN	Active low input for enabling DIF pair 10. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
	vOE11#	IN	Active low input for enabling DIF pair 11. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
63	DIF_11	OUT	HCSL true clock output
64	DIF_11#	OUT	HCSL Complementary clock output
65	epad	GND	epad, connect to ground



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9ZXL1251. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx				4.6	V	1,2
Input Low Voltage	V_{IL}		GND-0.5			V	1
Input High Voltage	V_{IH}	Except for SMBus interface			V _{DD} +0.5	V	1,3
Input High Voltage	V_{IHSMB}	SMBus clock and data pins			5.5	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-DIF_IN Clock Input Parameters

 $T_{AMB} = T_{COM}$ or T_{IND} , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

- Alvid - Colvi - Titub,							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Crossover Voltage - DIF_IN	V _{CROSS}	Cross Over Voltage	150		900	mV	1
Input Swing - DIF_IN	V_{SWING}	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-SMBus

 $T_{AMB} = T_{COM}$ or T_{IND} , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

· AIVID · COIVI o. · IIVD; a ee .	,	if remages per merman sperament semanterie, see			,		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SMBus Input Low Voltage	V _{ILSMB}				0.8	V	
SMBus Input High Voltage	V_{IHSMB}		2.1		$V_{\rm DDSMB}$	V	
SMBus Output Low Voltage	V_{OLSMB}	@ I _{PULLUP}			0.4	V	
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4			mA	
Nominal Bus Voltage	$V_{\rm DDSMB}$		2.7		3.6	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	5

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 4.6V.

²Slew rate measured through +/-75mV window centered around differential zero

²Control input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

⁴DIF_IN input

⁵The differential input clock must be running for the SMBus to be active



Electrical Characteristics-Input/Supply/Common Parameters

 $T_{AMB} = T_{COM}$ or T_{IND} , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

AMB - I COM OI I IND, UITIESS	notcu., Cupp	y voltages per hormal operation conditions, see re	ot Loads to	Loading	Conditions		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage, except VDDIO	3.135	3.3	3.465	V	
Output Supply Voltage	VDDIO	Supply voltage for DIF outputs, if present	0.95	1.05	3.465	V	
Ambient Operating	_	Commmercial range (T _{COM})	0		70	°C	
Temperature	T _{AMB}	Industrial range (T _{IND})	-40		85	°C	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus, tri-level inputs	2		V _{DD} + 0.3	٧	
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus, tri-level inputs	GND - 0.3		0.8	٧	
Input High Voltage	V_{IHTRI}	Tri-Level Inputs	2.2		$V_{DD} + 0.3$	٧	
Input Mid Voltage	V_{IMTRI}	Tri-Level Inputs	1.2	VDD/2	1.8	V	
Input Low Voltage	V_{ILTRI}	Tri-Level Inputs	GND - 0.3		0.8	V	
	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = VDD	-5		5	uA	
Input Current	I _{INP}	$\begin{aligned} & \text{Single-ended inputs} \\ & V_{\text{IN}} = 0 \text{ V}; \text{ Inputs with internal pull-up resistors} \\ & V_{\text{IN}} = \text{VDD}; \text{ Inputs with internal pull-down resistors} \end{aligned}$	-200		200	uA	
	F_{ibyp}	V _{DD} = 3.3 V, Bypass mode	33		150	MHz	
Input Frequency	F_{ipll}	$V_{DD} = 3.3 \text{ V}, 100\text{MHz PLL mode}$	90	100.00	110	MHz	
	F_{ipll}	$V_{DD} = 3.3 \text{ V}, 133.33 \text{MHz PLL mode}$	120	133.33	147	MHz	
Pin Inductance	L_{pin}				7	nΗ	1
	C_{IN}	Logic Inputs, except DIF_IN	1.5		5	рF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
	C _{OUT}	Output pin capacitance			3.3 3.465 V .05 3.465 V .05 3.465 V .70 °C .85 °C .V _{DD} + 0.3 V .DD/2 1.8 V .0.8 V .5 UA .200 UA .5 UA .	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.18	1.8	ms	1,2
Input SS Modulation Frequency PCIe	f _{MODINPCle}	Allowable Frequency for PCIe Applications (Triangular Modulation)	30		33	kHz	
OE# Latency	t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	4		10	clocks	1,2,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of control inputs			5	ns	2
Trise	t _R	Rise time of control inputs			5	ns	2

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

⁴DIF_IN input



Electrical Characteristics-DIF Low Power HCSL Outputs

T_{AMB} = T_{COM} or T_{IND}, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

AIVID COOM OF THAD, SHEET OF	,	remages per member specialism series, see rese			9		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	$T_{AMB} = T_{COM}$, Scope averaging on	1.6	3.3	4	V/ns	1,2,3
Siew rate	uv/ut	T _{AMB} = T _{IND} Scope averaging on		2.8	4.1	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		7	20	%	1,2,4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope		754	850	mV	
Voltage Low	VLow	averaging on)	-150	62	150	1114	
Max Voltage	Vmax	Measurement on single ended signal using		868	1150	mV	
Min Voltage	Vmin	absolute value. (Scope averaging off)		-64		IIIV	
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	453	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		17	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics—Current Consumption

 $T_{AMB} = T_{COM}$ or T_{IND} , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	1	VDDA, PLL Mode@100MHz		13.4	20	mA	1
On and in a Committee Committee	I _{DDA}	VDDA, PLL Bypass Mode@100MHz		4.8	8	mA	1
Operating Supply Current	I _{DD}	All other VDD pins		16	25	mA	
	I _{DDIO}	VDDIO for DIF outputs, if applicable		81	95	mA	
	I _{DDA}	VDDA, PLL Mode@100MHz		3	5	mA	1
Davies Davies Comment		VDDA, PLL Bypass Mode@100MHz		3	5	mA	1
Power Down Current	I _{DD}	All other VDD pins		0.14	1	mA	
	I _{DDIO}	VDDIO for DIF outputs, if applicable		0.01	0.3	mA	

^{1.} Includes VDDR if applicable

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.



Electrical Characteristics-Skew and Differential Jitter Parameters

T_{AMB} = T_{COM} or T_{IND}, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
CLK_IN, DIF[x:0]	t _{SPO_PLL}	Input-to-Output Skew in PLL mode @100MHz, nominal temperature and voltage	-100	3	100	ps	1,2,4,5,8
CLK_IN, DIF[x:0]	t _{PD_BYP}	Input-to-Output Skew in Bypass mode @100MHz, nominal temperature and voltage	2.5	3.6	4.5	ns	1,2,3,5,8
CLK_IN, DIF[x:0]	t _{DSPO_PLL}	Input-to-Output Skew Varation in PLL mode @ 100MHz, across voltage and temperature	-50	0	50	ps	1,2,3,5,8
CIK IN DIE(*:0)	t	Input-to-Output Skew Varation in Bypass mode @100MHz, across voltage and temperature, $T_{\text{AMB}} = T_{\text{COM}}$	-250		250	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t _{DSPO_BYP}	Input-to-Output Skew Varation in Bypass mode @100MHz, across voltage and temperature, $T_{AMB} = T_{IND}$	-350		350	ps	1,2,3,5,8
DIEL	t _{SKEW_ALL}	Output-to-Output Skew across all outputs @100MHz, T _{AMB} = T _{COM}		36	50	ps	1,2,3,8
DIF[x:0]		Output-to-Output Skew across all outputs @100MHz, T _{AMB} = T _{IND}		38	65	ps	1,2,3,8
PLL Jitter Peaking	j _{peak-hibw}	LOBW#_BYPASS_HIBW = 1	0	1.2	2.5	dB	7,8
PLL Jitter Peaking	j _{peak-lobw}	LOBW#_BYPASS_HIBW = 0	0	0.8	2	dB	7,8
PLL Bandwidth	pll _{HIBW}	LOBW#_BYPASS_HIBW = 1	2	3	4	MHz	8,9
PLL Bandwidth	pll _{LOBW}	LOBW#_BYPASS_HIBW = 0	0.7	1.1	1.4	MHz	8,9
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode @100MHz	-1.5	-0.6	0	%	1,10
Jitter, Cycle to cycle	t _{jcyc-cyc}	PLL mode Additive Jitter in Bypass Mode		25 1	50 5	ps ps	1,11 1,11

Notes for preceding table:

¹ Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

² Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

³ All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

⁴ This parameter is deterministic for a given device

⁵ Measured with scope averaging on to find mean value.

⁶.t is the period of the input clock

⁷ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

⁸ Guaranteed by design and characterization, not 100% tested in production.

⁹ Measured at 3 db down or half power point.

¹⁰ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

¹¹ Measured from differential waveform



Electrical Characteristics-Phase Jitter Parameters

 $T_{AMB} = T_{COM}$ or T_{IND} , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	IND.LIMIT	UNITS	Notes
	t _{iphPCleG1}	PCIe Gen 1		36	49	86	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		1.2	1.6	3	ps (rms)	1,2
	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.2	2.8	3.1	ps (rms)	1,2
Phase Jitter, PLL Mode	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.56	0.63	1	ps (rms)	1,2,4
		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.22	0.48	0.5	ps (rms)	1,4
	t _{jphQPI_SMI}	QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.15	0.28	0.3	ps (rms)	1,4
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.11	0.17	0.2	ps (rms)	1,4
	t _{jphPCleG1}	PCIe Gen 1		0.0	0.8	n/a	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.1	0.2	n/a	ps (rms)	1,2,5
	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.4	0.5	n/a	ps (rms)	1,2,5
AdditivePhase Jitter, Bypass mode	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4 or 2-5 MHz, CDR = 10MHz)		0.0	0.0	n/a	ps (rms)	1,2,4,5
Dypass mode		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.11	0.2	n/a	ps (rms)	1,4,5
	t _{jphQPI_} SMI	QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.00	0.01	n/a	ps (rms)	1,4,5
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.00	0.01	n/a	ps (rms)	1,4,5

¹ Applies to all outputs.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Calculated from Intel-supplied Clock Jitter Tool v 1.6.3

⁵ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jittler)^2 - (input jitter)^2]



Clock Periods-Differential Outputs with Spread Spectrum Disabled

		Measurement Window								
SSC OFF	Contor	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2,3
DIF	133.33	7.44925		7.49925	7.50000	7.50075		7.55075	ns	1,2,4


Clock Periods-Differential Outputs with Spread Spectrum Enabled

SSC ON	Contor	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units N	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3
DIF	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2,4

Notes:

Differential Output Terminations

DIF Zo (Ω)	$\text{Rs }(\Omega)$
100	NA
85	0



¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZXL1251 itself does not contribute to ppm error.

³ Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode

⁴ Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode



General SMBus Serial Interface Information for 9ZXL1251

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock \	Write Operation
Controller	(Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave	Address		
WR	WRite		
			ACK
Beginnin	g Byte = N		
			ACK
Data Byte	e Count = X		
			ACK
Beginni	ng Byte N		
			ACK
0		×	
0		X Byte	0
0		ë	0
			0
Byte N	N + X - 1		
			ACK
Р	stoP bit		

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation								
Controlle	r (Host)		IDT						
Т	starT bit								
SI	ave Address								
WR	WRite								
			ACK						
Begi	nning Byte = N								
			ACK						
RT	Repeat starT								
SI	ave Address								
RD	ReaD								
			ACK						
			Data Byte Count=X						
	ACK								
			Beginning Byte N						
	ACK								
		क	0						
	0	X Byte	0						
	0	×	0						
	0								
			Byte N + X - 1						
N	Not acknowledge								
Р	stoP bit								



SMBusTable: PLL Mode, and Frequency Select Register

Byte	e 0 Pin #	Name	Control Function	Type	0 1		Default	
Bit 7	5	PLL Mode 1	PLL Operating Mode Rd back 1	R	See PLL Op	Latch		
Bit 6	5	PLL Mode 0	PLL Operating Mode Rd back 0	R Readback Table			Latch	
Bit 5		Reserved						
Bit 4		Reserved						
Bit 3		PLL_SW_EN	Enable S/W control of PLL BW	RW	HW Latch	SMBus Control	0	
Bit 2		PLL Mode 1	PLL Operating Mode 1	RW	See PLL Op	erating Mode	1	
Bit 1		PLL Mode 0	PLL Operating Mode 1	RW Readback Table			1	
Bit 0	4	100M_133M#	Frequency Select Readback	R	133MHz	100MHz	Latch	

Note: Setting bit 3 to '1' allows the user to overide the Latch value from pin 5 via use of bits 2 and 1. Use the values from the PLL Operating Mode Readback Table. Note that Bits 7 and 6 will keep the value originally latched on pin 5. A warm reset of the system will have to accomplished if the user changes these bits.

SMBusTable: Output Control Register

Byte	1 Pin#	Name	Control Function	Type	0	1	Default
Bit 7	47/46	DIF_7_En	Output Control - '0' overrides OE# pin	RW		Enable	1
Bit 6	43/42	DIF_6_En	Output Control - '0' overrides OE# pin	RW			1
Bit 5	39/38	DIF_5_En	Output Control - '0' overrides OE# pin	RW			1
Bit 4	35/34	DIF_4_En	Output Control - '0' overrides OE# pin	RW	Low/Low		1
Bit 3	30/31	DIF_3_En	Output Control - '0' overrides OE# pin	RW	LOW/LOW	Enable	1
Bit 2	26/27	DIF_2_En	Output Control - '0' overrides OE# pin	RW			1
Bit 1	21/22	DIF_1_En	Output Control - '0' overrides OE# pin	RW			1
Bit 0	17/18	DIF_0_En	Output Control - '0' overrides OE# pin	RW			1

SMBusTable: Output Control Register

Byte	2 Pi	n #	Name	Control Function	Type	0	1	Default		
Bit 7				Reserved						
Bit 6				Reserved						
Bit 5				Reserved						
Bit 4				Reserved						
Bit 3	64/63	3	DIF_11_En	Output Control - '0' overrides OE# pin	RW			1		
Bit 2	59/60)	DIF_10_En	Output Control - '0' overrides OE# pin	RW	Low/Low	Enable	1		
Bit 1	54/55	5	DIF_9_En	Output Control - '0' overrides OE# pin	RW	LOW/LOW	Enable	1		
Bit 0	50/51		DIF_8_En	Output Control - '0' overrides OE# pin	RW			1		

SMBusTable: Reserved Register

Byte 3	Pin #	Name	Control Function	Type	0	1	Default		
Bit 7			Reserved	Reserved					
Bit 6			Reserved						
Bit 5		Reserved					0		
Bit 4		Reserved					0		
Bit 3			Reserved				0		
Bit 2			Reserved				0		
Bit 1			Reserved				0		
Bit 0			Reserved				0		

SMBusTable: Reserved Register

Byte	e 4	Pin #	Name	Control Function	Type	0	1	Default
Bit 7				Reserved				0
Bit 6			Reserved					
Bit 5			Reserved					0
Bit 4			Reserved					0
Bit 3			Reserved					0
Bit 2				Reserved				0
Bit 1				Reserved				0
Bit 0				Reserved				0

13



SMBusTable: Vendor & Revision ID Register

Byte	5 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3		R	A rev = 0000		Х
Bit 6	-	RID2	REVISION ID	R			Х
Bit 5	-	RID1	REVISION ID	R	A rev = 0000	Х	
Bit 4	-	RID0					Х
Bit 3	-	VID3	R		-	0	
Bit 2	-	VID2	VENDOR ID	R	-	-	0
Bit 1	-	VID1		R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBusTable: DEVICE ID

Byte 6	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	-	Device ID 7 (MSB)		R	·		1
Bit 6	-	Device ID 6		R			1
Bit 5	-	Device ID 5		R			1
Bit 4	-	Device ID 4		R	1251 is 251 Decimal		1
Bit 3	-	Device ID 3		R	or F	B Hex	1
Bit 2	-		Device ID 2	R			0
Bit 1	-		Device ID 1	R			1
Bit 0	-		Device ID 0	R			1

SMBusTable: Byte Count Register

- the state of the										
Byte	7 Pin#	Name	Control Function	Type	0	1	Default			
Bit 7			Reserved							
Bit 6			Reserved							
Bit 5		Reserved								
Bit 4	-	BC4		RW			0			
Bit 3	-	BC3	Writing to this register configures how	RW	Default value	is 8 hex, so 9	1			
Bit 2	-	BC2	5 5	RW	bytes (0 to 8) w	ill be read back	0			
Bit 1	-	BC1	many bytes will be read back.	RW	by de	efault.	0			
Bit 0	-	BC0		RW]		0			

SMBusTable: Reserved Register

Byte	8	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7				Reserved				0	
Bit 6			Reserved						
Bit 5			Reserved					0	
Bit 4			Reserved					0	
Bit 3				Reserved				0	
Bit 2				Reserved				0	
Bit 1				Reserved				0	
Bit 0				Reserved				0	



Marking Diagram



COO YYWW




Notes:

- 1. "I" denotes industrial temperature grade.
- 2. "L" denotes RoHS compliant package.
- 3. "LOT" denotes the lot number.
- 4. "COO" denotes country of origin.
- 5. "YYWW" is the last two digits of the year and week that the part was assembled.

15




NLG64 Package Outline and Package Dimensions






NLG64 Package Outline and Package Dimensions, cont. Use Option 2 dimensions table.



17



NLG64 Package Outline and Package Dimensions, cont. Use EPAD 6.15 option





Ordering Information

Part / Order Number	Shipping Package	Package	Temperature	
9ZXL1251AKLF	Trays	64-pin VFQFPN	0 to +70°C	
9ZXL1251AKLFT	Tape and Reel	64-pin VFQFPN	0 to +70°C	
9ZXL1251AKILF	Trays	64-pin VFQFPN	-40 to +85°C	
9ZXL1251AKILFT	Tape and Reel	64-pin VFQFPN	-40 to +85°C	

[&]quot;LF" suffix to the part number denotes Pb-Free configuration, RoHS compliant.

Revision History

Rev.	Issuer	Issue Date	Description	Page #
Α	RDW	7/23/2015	Update to final and Release	Various
В	RDW	11/20/2015	Updated QPI references to QPI/UPI Updated DIF_IN table to match PCI SIG specification, no silicon change	1,6

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com

Support

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.