

Description

The 9ZXL1951D is a second-generation, enhanced performance DB1900ZL derivative buffer. The part is a pin-compatible upgrade to the 9ZXL1951A, offering a much improved phase jitter performance. It has 8 OE# pins that can be configured via SMBus to control up to 16 of the device's 19 outputs, and is packaged in a 6 x 6 mm QFN package for maximum space savings. A fixed external feedback maintains low drift for critical QPI/UPI applications.

PCIe Clocking Architectures Supported

- Common Clocked (CC)
- Independent Reference (IR) with and without spread spectrum

Recommended Applications

- Servers, Storage, Networking, SSDs

Key Specifications

- Cycle-to-cycle jitter: < 50ps
- Output-to-output skew: < 50ps
- Input-to-output delay: Fixed at 0ps
- Input-to-output delay variation: < 50ps
- Phase jitter: PCIe Gen4 < 0.5ps rms</p>
- Phase jitter: QPI/UPI > = 9.6GB/s < 0.2ps rms</p>
- Phase jitter: IF-UPI < 1.0ps rms


Block Diagram



- LP-HCSL outputs with 85Ω Zout; eliminates 76 termination resistors, saves 130mm² area
- 8 OE# pins configurable to control up to 16 outputs; easy power management
- 9 selectable SMBus addresses; multiple devices can share same SMBus segment
- Selectable PLL BW; minimizes jitter peaking in cascaded PLL topologies
- Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- 100MHz PLL mode; UPI support
- DIF input and DIF outputs on outer row of pins; easy board routing
- 6 x 6 mm dual-row 80-GQFN; smallest 19-output Z-buffer

Output Features

19 Low-Power (LP) HCSL output pairs with 85Ω Zout



Pin Assignments

Figure 1. Pin Assignments for 6 × 6 mm 80-GQFN Package – Top View

0		•					0	•						
	1	2	3	4	5	6	7	8	9	10	11	12	-	
А	DIF16#	DIF16	DIF15#	DIF15	DIF14#	DIF14	NC	DIF13#	DIF13	DIF12#	DIF12	DIF11#	А	
В	DIF17	VDDO3.3	NC	NC	VDDA3.3	NC	v SADR0_tri	v SADR1_tri	^v HIBW_BYP M_LOBW#	^OE12#	VDDO3.3	DIF11	В	
С	DIF17#	NC									^OE11#	DIF10#	С	
D	DIF18	NC									NC	DIF10	D	
Ε	DIF18#	NC			9ZXL1951D						^OE10#	NC	E	
F	NC	FBOUT_NC#		6 x 6 x 0.5 mm										
G	DIF_IN	FBOUT_NC			5	Тор	View	9			^OE9#	DIF9	G	
Η	DIF_IN#	VDDR3.3				EFAD					CKPWRGD_ PD#	DIF8#	Н	
J	DIF0	NC						^OE8#	DIF8	J				
K	DIF0#	NC									^OE7#	DIF7#	К	
L	DIF1	VDDO3.3	NC	SMBDAT	SMBCLK	NC	NC	^OE5#	NC	^OE6#	VDDO3.3	DIF7	L	
М	DIF1#	DIF2	DIF2#	DIF3	DIF3#	NC	DIF4	DIF4#	DIF5	DIF5#	DIF6	DIF6#	М	
	1	2	3	4	5	6	7	8	9	10	11	12	-	

Pin Descriptions

Table 1. Pin Descriptions

Nun	nber	Name	Туре	Description
Α	1	DIF16#	Output	Differential complementary clock output.
Α	2	DIF16	Output	Differential true clock output.
Α	3	DIF15#	Output	Differential complementary clock output.
Α	4	DIF15	Output	Differential true clock output.
Α	5	DIF14#	Output	Differential complementary clock output.
Α	6	DIF14	Output	Differential true clock output.
Α	7	NC	_	No connection.
Α	8	DIF13#	Output	Differential complementary clock output.
А	9	DIF13	Output	Differential true clock output.
Α	10	DIF12#	Output	Differential complementary clock output.
Α	11	DIF12	Output	Differential true clock output.
Α	12	DIF11#	Output	Differential complementary clock output.
В	1	DIF17	Output	Differential true clock output.
В	2	VDDO3.3	Power	Power supply for outputs, nominal 3.3V.
В	3	NC	_	No connection.
В	4	NC	_	No connection.
В	5	VDDA3.3	Power	3.3V power for the PLL core.
В	6	NC	_	No connection.
В	7	vSADR0_tri	Input	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins to decode SMBus addresses. It has an internal $120k\Omega$ pull-down resistor. See the <i>SMBus Addressing</i> table.
В	8	vSADR1_tri	Input	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins to decode SMBus addresses. It has an internal $120k\Omega$ pull-down resistor. See the <i>SMBus Addressing</i> table.
В	9	^vHIBW_BYPM_LOBW#	Latched In	Tri-level input to select High BW, Bypass or Low BW Mode. This pin is biased to $V_{DD}/2$ (Bypass Mode) with internal pull-up/pull-down resistors. See <i>PLL Operating Mode</i> table for details.
В	10	^OE12#	Input	Active low input for enabling output 12. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs.
В	11	VDDO3.3	Power	Power supply for outputs, nominal 3.3V.
В	12	DIF11	Output	Differential true clock output.
С	1	DIF17#	Output	Differential complementary clock output.
С	2	NC	_	No connection.
С	11	^OE11#	Input	Active low input for enabling output 11. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs.

Table 1. Pin Descriptions (Cont.)

Nun	nber	Name	Туре	Description		
С	12	DIF10#	Output	Differential complementary clock output.		
D	1	DIF18	Output	Differential true clock output.		
D	2	NC	_	No connection.		
D	11	NC	_	No connection.		
D	12	DIF10	Output	Differential true clock output.		
Е	1	DIF18#	Output	Differential complementary clock output.		
Е	2	NC	_	No connection.		
E	11	^OE10#	Input	Active low input for enabling output 10. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs.		
E	12	NC		No connection.		
F	1	NC		No connection.		
F	2	FBOUT_NC#	Output	Complementary half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.		
F	11	NC	_	No connection.		
F	12	DIF9#	Output	ifferential complementary clock output.		
G	1	DIF_IN	Input	HCSL true input.		
G	2	FBOUT_NC	Output	True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.		
G	11	^OE9#	Input	Active low input for enabling output 9. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs.		
G	12	DIF9	Output	Differential true clock output.		
Н	1	DIF_IN#	Input	HCSL complementary input.		
Н	2	VDDR3.3	Power	$3.3V$ power for differential input clock (receiver). This V_{DD} should be treated as an analog power rail and filtered appropriately.		
н	11	CKPWRGD_PD#	Input	3.3V input notifies device to sample latched inputs and start up on first high assertion, or exit Power Down Mode on subsequent assertions. Low enters Power Down Mode.		
Н	12	DIF8#	Output	Differential complementary clock output.		
J	1	DIF0	Output	Differential true clock output.		
J	2	NC	_	No connection.		
J	11	^OE8#	Input	Active low input for enabling output 8. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs.		
J	12	DIF8	Output	Differential true clock output.		
K	1	DIF0#	Output	Differential complementary clock output.		
K	2	NC		No connection.		

Table 1. Pin Descriptions (Cont.)

Nun	nber	Name	Туре	Description
К	11	^OE7#	Input	Active low input for enabling output 7. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs.
K	12	DIF7#	Output	Differential complementary clock output.
L	1	DIF1	Output	Differential true clock output.
L	2	VDDO3.3	Power	Power supply for outputs, nominal 3.3V.
L	3	NC	—	No connection.
L	4	SMBDAT	I/O	Data pin of SMBUS circuitry.
L	5	SMBCLK	Input	Clock pin of SMBUS circuitry.
L	6	NC	_	No connection.
L	7	NC	_	No connection.
L	8	^OE5#	Input	Active low input for enabling output 5. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs.
L	9	NC	_	No connection.
L	10	^OE6#	Input	Active low input for enabling output 6. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs.
L	11	VDDO3.3	Power	Power supply for outputs, nominal 3.3V.
L	12	DIF7	Output	Differential true clock output.
М	1	DIF1#	Output	Differential complementary clock output.
М	2	DIF2	Output	Differential true clock output.
М	3	DIF2#	Output	Differential complementary clock output.
М	4	DIF3	Output	Differential true clock output.
М	5	DIF3#	Output	Differential complementary clock output.
М	6	NC	_	No connection.
М	7	DIF4	Output	Differential true clock output.
М	8	DIF4#	Output	Differential complementary clock output.
М	9	DIF5	Output	Differential true clock output.
М	10	DIF5#	Output	Differential complementary clock output.
М	11	DIF6	Output	Differential true clock output.
М	12	DIF6#	Output	Differential complementary clock output.
_		EPAD	GND	Connect EPAD to ground.

Power Management

Table 2. Power Management and Output Control Truth Table

		Inputs			Out	puts		
CKPWRGD_PD#	DIF_IN	OEx bit Byte[2:0]	OE Pin CFG bit Byte[4,8]	OEx# Pin	DIFx	FBOUT_NC	PLL State	
0	Х	Х	Х	Х	Low/Low	Low/Low	Off	
1	Running	0	Х	Х	Low/Low	Running	On	
		1	0	Х	Running	Running	On	
1	Running	1	1	0	Running	Running	On	
I		1	1	1	Low/Low	Running	On	

Table 3. Power Connections

Pin No	Pin Number				
V _{DD}	GND	Description			
B5		Analog PLL			
H2	EPAD	Analog input			
B2, B11, L2, L11		DIF clocks			

Table 4. PLL Operating Mode Table

HIBW_BYPM_LOBW#	Byte0, bits (7:6)
Low (PLL Low BW)	00
Mid (Bypassed and Off)	01
High (PLL High BW)	11

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 9ZXL1951D at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 5. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V _{DDx}				3.9	V	1,2
Input Low Voltage	V _{IL}		GND - 0.5			V	1
Input High Voltage	V _{IH}	Except for SMBus interface.			V _{DD} + 0.5	V	1,3
Input High Voltage	V _{IHSMB}	SMBus clock and data pins.			3.9	V	1
Storage Temperature	T _S		-65		150	°C	1
Junction Temperature	TJ				125	°C	1
Input ESD Protection	ESD Prot	Human Body Model.	2500			V	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 3.9V.

Thermal Characteristics

Table 6. Thermal Characteristics

Parameter	Symbol	Conditions	Package	Typical Value	Units	Notes
	θ _{JC}	Junction to case.		44	°C/W	1
	θ_{Jb}	Junction to base.		2	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to air, still air.	NHG80	33	°C/W	1
Thermal Resistance	θ_{JA1}	Junction to air, 1 m/s air flow.	NIGOU	29	°C/W	1
	θ_{JA3}	Junction to air, 3 m/s air flow.		28	°C/W	1
	θ_{JA5}	Junction to air, 5 m/s air flow.		27	°C/W	1

¹ EPAD soldered to board.

Electrical Characteristics

 $T_A = T_{AMB}$. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Table 7. SMBus

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
SMBus Input Low Voltage	V _{ILSMB}				0.8	V	
SMBus Input High Voltage	V _{IHSMB}		2.1		V _{DDSMB}	V	
SMBus Output Low Voltage	V _{OLSMB}	At I _{PULLUP.}			0.4	V	
SMBus Sink Current	I _{PULLUP}	At V _{OL.}	4			mA	
Nominal Bus Voltage	V _{DDSMB}		2.7		3.6	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max V _{IL} - 0.15V) to (Min V _{IH} + 0.15V).			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min V _{IH} + 0.15V) to (Max V _{IL} - 0.1V).			300	ns	1
SMBus Operating Frequency	f _{SMB}	SMBus operating frequency.			400	kHz	5

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

 3 Time from deassertion until outputs are > 200mV.

⁴ DIF_IN input.

⁵ The differential input clock must be running for the SMBus to be active.

Table 8. DIF_IN Clock Input Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Crossover Voltage – DIF_IN	V _{CROSS}	Cross over voltage.	150		900	mV	1
Input Swing – DIF_IN	V _{SWING}	Differential value.	300			mV	1
Input Slew Rate – DIF_IN	dv/dt	Measured differentially.	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$.	-5		5	μA	
Input Duty Cycle	d _{tin}	Measurement from differential waveform.	45		55	%	1
Input Jitter – Cycle to Cycle	J _{DIFIn}	Differential measurement.	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

 2 Slew rate measured through \pm 75mV window centered around differential zero.

Table 9. Input/Supply/Common Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V _{DD} x	Supply voltage for core and analog.	3.135	3.3	3.465	V	
Ambient Operating Temperature	T _{AMB}	Industrial range.	-40	25	85	°C	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus, tri-level inputs.	2		V _{DD} + 0.3	V	
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus, tri-level inputs.	GND - 0.3		0.8	V	
Input High Voltage	V _{IH}	Tri-level inputs.	2.2		V _{DD} + 0.3	V	
Input Mid Voltage	V _{IM}	Tri-level inputs.	1.2	V _{DD} /2	1.8	V	
Input Low Voltage	V _{IL}	Tri-level inputs.	GND - 0.3		0.8	V	
	I _{IN}	Single-ended inputs, V_{IN} = GND, V_{IN} = V_{DD} .	-5		5	V °C V V V V V	
Input High Voltage Input Mid Voltage Input Low Voltage Input Current Input Frequency Pin Inductance Capacitance Clk Stabilization Input SS	I _{INP}	Single-ended inputs. $V_{IN} = 0$ V; inputs with internal pull-up resistors. $V_{IN} = V_{DD}$; inputs with internal pull-down resistors.	-100		100	μΑ	
	F _{ibyp}	V _{DD} = 3.3V, Bypass Mode.	1		400	°C V V V V μA μA MHz nH pF pF pF kHz kHz kHz μs	
input Frequency	F _{ipll}	V _{DD} = 3.3V, 100MHz PLL Mode.	98.5	100.00	102	MHz	
Pin Inductance	L _{pin}				7	nH	1
	C _{IN}	Logic inputs, except DIF_IN.	1.5		5	MHz MHz nH pF pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs.	1.5		2.7	pF	1,4
	C _{OUT}	Output pin capacitance.			6	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} power-up and after input clock stabilization or de-assertion of PD# to 1st clock.		1.0	1.8	ms	1,2
Input SS Modulation Frequency PCle	f _{MODINPCIe}	Allowable frequency for PCIe applications (Triangular modulation).	30	31.500	33	kHz	
OE# Latency	t _{LATOE} #	DIF start after OE# assertion. DIF stop after OE# deassertion.	4	5	10	clocks	1,2,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion.		49	300	μs	1,3
Tfall	t _F	Fall time of control inputs.			5	ns	2
Trise	t _R	Rise time of control inputs.			5	ns	2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

 3 Time from deassertion until outputs are > 200mV.

⁴ DIF_IN input.

Table 10. HCSL/LP-HCSL Outputs

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limit	Units	Notes
Slew Rate	dV/dt	Scope averaging on, fast setting.	2	2.6	4	1 – 4	V/ns	1,2,3
Siew Rale	dV/dt	Scope averaging on, slow setting.	1	1.8	3	1 – 4	V/ns	1,2,3
Slew Rate Matching	∆dV/dt	Single-ended measurement.		4.3	20	20	%	1,4,7
Maximum Voltage	Vmax	Measurement on single ended	660	751	850	1150		7
Minimum Voltage	Vmin	signal using absolute value. (scope averaging off).	-150	-1.9	150	-300	mV	7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off.	250	381	550	250 – 550	mV	1,5,7
Crossing Voltage (var)	∆-Vcross	Scope averaging off.		15	140	140	mV	1,6,7

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform.

³ Slew rate is measured through the Vswing voltage range centered around differential 0 V. This results in a ±150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ±75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

Table 11. Current Consumption

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Operating Supply	I _{DDVDD}	All outputs 100MHz, $C_L = 2pF$; Zo = 85 Ω .		171	200	mA	
Current	I _{DDVDDA/R}	PLL Mode, all outputs 100MHz, $C_L = 2pF$; Zo = 85Ω .		45	55	mA	1
Powerdown Current	I _{DDVDDPD}	All differential pairs low-low		1	2	mA	
Towerdown Current	I _{DDVDDA/RPD}	All differential pairs low-low		4	6	mA	

¹ In Bypass Mode (PLL off), I_{DDVDDA/R} is 12mA.

Table 12.	. Skew and Differential Jitter Parameters
-----------	---

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
CLK_IN, DIF[x:0]	t _{SPO_PLL}	Input-to-output skew in PLL Mode nominal value at 25°C, 3.3V.	-100	-14	100	ps	1,2,4, 5,8
CLK_IN, DIF[x:0]	t _{PD_BYP}	Input-to-output skew in Bypass Mode nominal value at 25°C, 3.3V.	2.3	2.9	3.5	ns	1,2,3, 5,8
CLK_IN, DIF[x:0]	t _{DSPO_PLL}	Input-to-output skew variation in PLL Mode across voltage and temperature.	-50	0	50	ps	1,2,3, 5,8
CLK_IN, DIF[x:0]	t _{DSPO_BYPIND}	Input-to-output skew variation in Bypass Mode across commercial voltage and temperature.	-250	0	250	ps	1,2,3, 5,8
CLK_IN, DIF[x:0]	t _{DSPO_BYPCOM}	Input-to-output skew variation in Bypass Mode across industrial voltage and temperature.	-300	0	300	ps	1,2,3, 5,8
CLK_IN, DIF[x:0]	t _{DTE}	Random differential tracking error between two 9ZX devices in Hi BW Mode.			5	ps (rms)	1,2,3, 5,8
CLK_IN, DIF[x:0]	t _{DSSTE}	Random differential spread spectrum tracking error between two 9ZX devices in Hi BW Mode.			75	ps	1,2,3, 5,8
DIF[x:0]	t _{SKEW_ALL}	Output-to-output skew across all outputs (common to Bypass and PLL Mode).		39	50	ps	1,2,3, 8
PLL Jitter Peaking	j _{peak-hibw}	LOBW#_BYPASS_HIBW = 1.	0	1.3	2.5	dB	7,8
PLL Jitter Peaking	j _{peak-lobw}	LOBW#_BYPASS_HIBW = 0.	0	1.3	2	dB	7,8
PLL Bandwidth	pll _{HIBW}	LOBW#_BYPASS_HIBW = 1.	2	2.6	4	MHz	8,9
PLL Bandwidth	pll _{LOBW}	LOBW#_BYPASS_HIBW = 0.	0.7	1.0	1.4	MHz	8,9
Duty Cycle	t _{DC}	Measured differentially, PLL Mode.	45	50	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode at 100MHz.	-0.5	0.0	0.5	%	1,10
Jitter, Cycle to	+	PLL Mode.		14	50	ps	1,11
Cycle	t _{jcyc-cyc}	Additive Jitter in Bypass Mode.		0.1	50	ps	1,11

¹ Measured into fixed 2pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

² Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

³ All Bypass Mode input-to-output specs refer to the timing between an input edge and the specific output edge created by it.

⁴ This parameter is deterministic for a given device.

⁵ Measured with scope averaging on to find mean value.

⁶ 't' is the period of the input clock.

⁷ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

⁸ Guaranteed by design and characterization, not 100% tested in production.

⁹ Measured at 3db down or half power point.

¹⁰ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

¹¹ Measured from differential waveform.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
	t _{jphPCleG1-CC}	PCle Gen 1		14	30	86	ps (p-p)	1,2,3
t _{jphPCleG2-0} Phase Jitter, PLL Mode	•	PCIe Gen 2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5–16MHz or 8–5MHz, CDR = 5MHz)		0.24	0.7	3	ps (rms)	1,2
	^l jphPCleG2-CC	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5–16MHz or 8–5MHz, CDR = 5MHz)		1.1	1.5	3.1	ps (rms)	1,2
	t _{jphPCleG3-CC}	PCIe Gen 3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz)		0.26	0.4	1	ps (rms)	1,2
	t _{jphPCleG4-CC}	PCIe Gen 4 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz)		0.26	0.4	0.5	ps (rms)	1,2
	t _{jphPCleG1-CC}	PCIe Gen 1		0	0.05		ps (p-p)	1,2,3, 4
		PCIe Gen 2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5–16MHz or 8–5MHz, CDR = 5MHz)		0	0.05		ps (rms)	1,2,3, 4
Additive Phase Jitter, Bypass Mode tjphPCleG3-CC tjphPCleG4-CC	^l jphPCleG2-CC	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5–16MHz or 8–5MHz, CDR = 5MHz)		0	0.05	Not applicable	ps (rms)	1,2,3, 4
	t _{jphPCleG3-CC}	PCIe Gen 3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz)		0	0.05		ps (rms)	1,2,3, 4
	PCIe Gen 4 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz)		0	0.05		ps (rms)	1,2,3, 4	

Table 13. Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures

¹ Applies to all differential outputs, when driven by 9SQL495x or equivalent, guaranteed by design and characterization.

² According to the PCIe Base Specification Rev 4.0 version 1.0.

³ Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1⁻¹².

⁴ For RMS values additive jitter is calculated by solving the following equation for b $[b = sqrt(c^2 - a^2)]$ where "a" is rms input jitter and "c" is rms total jitter.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Phase litter	^t jphPCIeG2-SRIS	PCIe Gen 2 (PLL BW of 16MHz, CDR = 5MHz)		0.9	1	2	ps (rms)	1,2,5
Phase Jitter, PLL Mode ^t jphPCleG3-SRIS	PCIe Gen 3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz)		0.6	0.65	0.7	ps (rms)	1,2,5	
Additive	^t jphPCIeG2-SRIS	PCIe Gen 2 (PLL BW of 16MHz, CDR = 5MHz)		0	0.15	Not	ps (rms)	1,4,5
Phase Jitter, Bypass Mode	t _{jphPCle} G3-SRIS	PCIe Gen 3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz)		0.0	0.03	applicable	ps (rms)	1,4,5

Table 14. Filtered Phase Jitter Parameters - PCIe Independent Reference (IR) Architectures

¹ Applies to all differential outputs, when driven by 9SQL495x or equivalent, guaranteed by design and characterization.

² According to the PCIe Base Specification Rev 4.0 version 1.0.

³ Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1⁻¹².

⁴ For RMS values additive jitter is calculated by solving the following equation for $b [b = sqrt(c^2 - a^2)]$ where "a" is rms input jitter and "c" is rms total jitter.

⁵ IR is the new name for Separate Reference Independent Spread (SRIS) and Separate Reference no Spread (SRNS) PCIe clock architectures. According to the PCIe Base Specification Rev 4.0 version 0.7 draft, the jitter transfer functions and corresponding jitter limits are not defined for the IR clock architecture. Widely accepted industry limits using widely accepted industry filters are used to populate this table. There are no accepted filters or limits for IR clock architectures at PCIe Gen1 or Gen4 data rates.

Table 15. Filtered Phase Jitter Parameters - QPI/UPI

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
		QPI & UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.16	0.4	0.5		1,2
Phase Jitter, PLL Mode	t _{jphQPI_UPI}	QPI & UPI (100MHz, 8.0Gb/s, 12UI)		0.08	0.15	0.3	ps (rms)	1,2
		QPI & UPI (100MHz, <u>></u> 9.6Gb/s, 12UI)		0.07	0.03	0.2	(1115)	1,2
	t _{jphIF-UPI}	IF-UPI		0.1 0.17	0.14 0.2	1		1,4,5

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
		QPI & UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.00	0.01	Not applicable		1,2,3
Additive Phase Jitter, Bypass Mode	Phase Jitter,	QPI & UPI (100MHz, 8.0Gb/s, 12UI)		0.00	0.01		ps (rms)	1,2,3
Bypass Mode		QPI & UPI (100MHz, <u>></u> 9.6Gb/s, 12UI)		0.00	0.01			1,2,3
	t _{jphIF-UPI}	IF-UPI		0.06	0.08			1,4

¹ Applies to all differential outputs, guaranteed by design and characterization.

² Calculated from Intel-supplied clock jitter tool, when driven by 9SQL495x or equivalent.

³ For RMS values, additive jitter is calculated by solving for b where $[b = sqrt(c^2 - a^2)]$ where "a" is rms input jitter and "c" is rms total jitter.

⁴ Calculated from phase noise analyzer when driven by Wenzel Associates source with Intel-specified brick-wall filter applied.

⁵ Top number is when the buffer is in Low BW mode, bottom number is when the buffer is in High BW mode.

Table 16. Unfiltered Phase Jitter Parameters - 12kHz to 20MHz

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Phase Jitter, PLL Mode	t _{jph12k-20MHi}	PLL High BW, SSC Off, 100MHz		181	250		fs (rms)	1,2
Phase Jitter, PLL Mode	t _{jph12k-20MLo}	PLL Low BW, SSC Off, 100MHz		199	250	Not applicable	fs (rms)	1,2
<i>Additive</i> Phase Jitter, Bypass Mode	t _{jph12k-20MByp}	Bypass Mode, SSC Off, 100MHz		106	150	1	fs (rms)	1,2,3

¹ Applies to all outputs when driven by Wenzel clock source.

² 12kHz to 20MHz brick wall filter.

³ Additive jitter for RMS values is calculated by solving for b [$b = sqrt(c^2 - a^2)$] where "a" is rms input jitter and "c" is rms total jitter.

Test Loads




Table 17. Parameters for Low-Power HCSL Output Test Load


Rs (Ω)	Ζο (Ω)	L (Inches)	C _L (pF)
Internal	85	12	2

Alternate Terminations

The LP-HCSL output can easily drive other logic families. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal"</u> Low-Power HCSL Outputs" for termination schemes for LVPECL, LVDS, CML and SSTL.

Power-up Timing

Figure 2. Power-up Timing Diagram



SMBus Addressing

Table 18. 9ZXL1951 SMBus Addressing

SADR(1:0)_tri	SMBus Address (Read/Write bit = 0)
00	D8
0M	DA
01	DE
MO	C2
MM	C4
M1	C6
10	СА
1M	CC
11	CE

General SMBus Serial Interface Information

How to Write

DIDT

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

	Index Blo	ck V	/rite Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	ddress		
WR	WRite		
			ACK
Beginning	Byte = N	1	
		1	ACK
Data Byte	Count = X		
			ACK
Beginnin	g Byte N		
			ACK
0			
0		X Byte	0
0		te	0
		1	0
Byte N	+ X - 1	1	
			ACK
Р	stoP bit	1	

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation						
Cor	ntroller (Host)		IDT (Slave/Receiver)				
Т	starT bit						
SI	ave Address						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
	ave Address						
RD	ReaD						
			ACK				
			Data Byte Count=X				
	ACK						
			Beginning Byte N				
	ACK						
		e.	0				
	0	X Byte	0				
	0	×	0				
	0						
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						

SMBus Table: PLL Mode and Frequency Select Register

Byte 0	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	B9	PLL Mode 1	PLL Operating Mode Rd back 1	R	See PLL Operating Mode Readback table		Latch
Bit 6	B9	PLL Mode 0	PLL Operating Mode Rd back 0	R			Latch
Bit 5	D1/E1	DIF18_En	Output Enable	RW	Low/Low	Enable	1
Bit 4	B1/C1	DIF17_En	Output Enable	RW	Low/Low	Enable	1
Bit 3	A2/A1	DIF16_En	Output Enable	RW	Low/Low	Enable	1
Bit 2	Reserved					0	
Bit 1	Reserved					0	
Bit 0	Reserved				0		

SMBus Table: Output Control Register

Byte 1	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	L12/K12	DIF7_En	Output Enable	RW			1
Bit 6	M11/M12	DIF6_En	Output Enable	RW		Enabled or Pin Control (see Byte 4 or Byte 8)	1
Bit 5	M9/M10	DIF5_En	Output Enable	RW			1
Bit 4	M7/M8	DIF4_En	Output Enable	RW	Low/Low		1
Bit 3	M4/M5	DIF3_En	Output Enable	RW	LOW/LOW		1
Bit 2	M2/M3	DIF2_En	Output Enable	RW			1
Bit 1	L1/M1	DIF1_En	Output Enable	RW	_		1
Bit 0	J1/K1	DIF0_En	Output Enable	RW			1

SMBus Table: Output Control Register

Byte 2	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	A4/A3	DIF15_En	Output Enable	RW		Enabled or Pin Control (see Byte 4 or	1
Bit 6	A6/A5	DIF14_En	Output Enable	RW			1
Bit 5	A9/A8	DIF13_En	Output Enable	RW	- - 		1
Bit 4	A11/A10	DIF12_En	Output Enable	RW			1
Bit 3	B12/A12	DIF11_En	Output Enable	RW	Low/Low		1
Bit 2	D12/C12	DIF10_En	Output Enable	RW		Byte 8)	1
Bit 1	G12/F12	DIF9_En	Output Enable	RW		-	1
Bit 0	J12/H12	DIF8_En	Output Enable	RW			1

SMBus Table: PLL SW Override Control Register

Byte 3	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7			Reserved				0
Bit 6		Reserved					0
Bit 5		Reserved					
Bit 4	Reserved				0		
Bit 3	_	PLL_SW_EN	Enable S/W control of PLL BW	RW	HW Latch	SMBus Control	0
Bit 2		PLL Mode 1	PLL Operating Mode 1	RW	See PLL Operatin	g Mode Readback	1
Bit 1	_	PLL Mode 0	PLL Operating Mode 1	RW	table		1
Bit 0	Reserved					0	

Note: Setting bit 3 to '1' allows the user to override the Latch value from pin 4 via use of bits 2 and 1. Use the values from the PLL Operating Mode Readback table. Note that Byte 0, Bits 7:6 will keep the value originally latched on pin 4. If the user changes these bits, a warm reset of the system will have to accomplished.

SMBus Table: OE Pin Configuration A Register

Byte 4	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	B10	OE12#_CFGA	Controls DIF12	RW		Controls	1
Bit 6	C11	OE11#_CFGA	Controls DIF11	RW			1
Bit 5	E11	OE10#_CFGA	Controls DIF10	RW			1
Bit 4	G11	OE09#_CFGA	Controls DIF9	RW			1
Bit 3	J11	OE08#_CFGA	Controls DIF8	RW	Does not Control		1
Bit 2	K11	OE07#_CFGA	Controls DIF7	RW			1
Bit 1	L10	OE06#_CFGA	Controls DIF6	RW			1
Bit 0	L8	OE05#_CFGA	Controls DIF5	RW			1

SMBus Table: Vendor & Revision ID Register

Byte 5	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7		RID3	REVISION ID	R	D rev = 0011		0
Bit 6	_	RID2		R			0
Bit 5		RID1		R			1
Bit 4		RID0		R		1	
Bit 3	_	VID3		R	_	_	0
Bit 2		VID2		R	_	—	0
Bit 1	_	VID1	VENDOR ID	R	_	_	0
Bit 0	_	VID0		R	_	_	1

SMBus Table: Device ID

Byte 6	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	_	Devic	Device ID 7 (MSB)				1
Bit 6	_	D	evice ID 6	R	-		1
Bit 5	_	Device ID 5		R	-		0
Bit 4	_	Device ID 4		R			0
Bit 3	_	D	evice ID 3	R			0
Bit 2	_	D	Device ID 2]		1
Bit 1	_	Device ID 1		R	1		0
Bit 0	_	D	evice ID 0	R			х

SMBus Table: Byte Count Register

Byte 7	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					0	
Bit 6		Reserved					0
Bit 5	Reserved					0	
Bit 4	_	BC4		RW	Default value is 8 hex, so 9 bytes (0 to 8) will be read back by default.		0
Bit 3	_	BC3	Writing to this register	RW			1
Bit 2	_	BC2	configures how many bytes will	RW			0
Bit 1	_	BC1	be read back.	RW			0
Bit 0		BC0		RW			0

SMBus Table: OE Pin Configuration B Register

Byte 8	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	B10	OE12#_CFGB	Controls DIF13	RW		I Controls	0
Bit 6	C11	OE11#_CFGB	Controls DIF14	RW	-		0
Bit 5	E11	OE10#_CFGB	Controls DIF15	RW	-		0
Bit 4	G11	OE09#_CFGB	Controls DIF0	RW			0
Bit 3	J11	OE08#_CFGB	Controls DIF1	RW	Does not Control		0
Bit 2	K11	OE07#_CFGB	Controls DIF2	RW	-		0
Bit 1	L10	OE06#_CFGB	Controls DIF3	RW	_		0
Bit 0	L8	OE05#_CFGB	Controls DIF4	RW			0

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/nhg80-package-outline-600x600mm-body-050mm050mm-pitch-gqfn

Marking Diagram

951DNHGI

YYWW\$

LOT

	1. "YYWW" is the last digits of the year and week that the part was assembled.
IDT9ZXL1	2. "\$" denotes mark code.

3. "I" denotes industrial temperature.

4. "LOT" denotes the lot sequence code.

Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature
9ZXL1951DNHGI	6 × 6 × 0.5 mm 80-GQFN	Tray	-40° to +85°C
9ZXL1951DNHGI8	6 × 6 × 0.5 mm 80-GQFN	Tape and Reel	-40° to +85°C

"G" designates PB-free configuration, RoHS compliant.

"D" is the device revision designator (will not correlate with the datasheet revision).

Revision History

Revision Date	Description of Change			
February 26, 2019	Added Thermal Characteristics table.			
July 3, 2018	Added missing Absolute Maximum Ratings table.			
December 1, 2017 Removed "5V tolerant" reference in pins L4 and L5 descriptions.				
September 29, 2017	2017 • Updated Slew Rate Matching conditions.			
May 1, 2017	 Updated front page text for family consistency. Updated Filtered Phase Jitter Parameters - QPI/UPI table to add IF-UPI. Test load updated to standard test load drawing for family. 			
April 3, 2017	Updated package outline drawings to latest version (revision 03).			
March 31, 2017	Updated package outline drawings to latest version (revision 02).			
March 27, 2017	Initial release.			



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales


1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

Tech Support www.IDT.com/go/support


DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc. All rights reserved.



	DATE	REVISIONS				
	CREATED	REV	DESCRIPTION	AUTHOR		
	05/26/15	00	INITIAL RELEASE	JH		
	05/26/16	01	UPDATE LAND PATTERN DIMENSION	JH		
	03/29/17	02	02 UPDATE PACKAGE THICKNESS			
	04/01/17	03	UPDATE PACKAGE THICKNESS WITH TOLERANCE RANGE	JH		
NOTE: REFER TO DCP FOR OFFICIAL RELEASE DATE						



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL dimensions are in mm, Angles in degrees.
- 2) Top down view, as view on PCB.
- 3) NSMD Land Pattern Assumed.
- 4) Land Pattern Recommendation as per IPC-7351B generic requirement for surface mount design and Land Pattern.

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR XX± 0.05 ± XXX± 0.012 XXXX±	WWW.IDT.com		6024 SILVER CREEK VALLEY ROAD. SAN JOSE, CA 95138 PHONE: (408) 284–8200 FAX: (408) 284–3572	
	TITLE	TITLE NHG80 PACKAGE OUTLINE 6.00x6.00mm BODY 0.50mm/0.50mm PITCH GQFN		
	SIZE DRAWING NO. C PSC-4496		96	REV 03
	DO NOT SCALE DRAWING SHEET 2		2 OF 2	