



AU Optronics Corp.

Doc. version :	2
Total pages :	21
Date :	2002.05.30

Product Specification

1.5" COLOR TFT-LCD MODULE

MODEL NAME: A015AN02_V2

< > Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change.

© 2002 AU Optronics
All Rights Reserved,
Do Not Copy.

Record of Revision

Version	Revise Date	Page	Content
0	10/Apr./2002		First draft.
1	20/May/2002		Dc-Dc converter, I/O equivalent circuit
		13	Define Packing form
2	30/May/2002	3	Surface treatment: Hard coating(3H)
		7	V _{CAC} , V _{GL-AC} : 5.2V 5.6V
		8	Dc-Dc block Output voltage: 13V 13.5V; Vref: 1.25V 1.2V
		12	Add FPC reliability test item
		13	Update outline drawing
		21	Updated application circuit
		22	Cosmetic specification included

Contents:

A. Physical specification.....	P3
B. Electrical specifications.....	P4
1. Pin assignment.....	P4
2. Equivalent circuit of I/O.....	P6
3. Absolute maximum ratings.....	P6
4. Electrical characteristics.....	P6
a. Typical operating conditions.....	P6
b. Current consumption.....	P7
5. AC Timing.....	P7
a. Timing conditions.....	P7
b. Timing diagram.....	P7
6. Dc-Dc converter circuit.....	P8
a. Boost converter.....	P9
b. Shutdown mode.....	P10
c. Oscillator circuit.....	P10
C. Optical specifications.....	P10
D. Reliability test items.....	P12

E. Packing form **P13**

Appendix:

Fig1 DC-DC converter block diagram..... **P9**
Fig2 DCCK block diagram..... **P9**
Fig3.PWM control state diagram..... **P10**
Fig.4 Outline dimension of TFT-LCD module..... **P14**
Fig.5 Input signal timing relationship **P15**
Fig.6 Input vertical timing **P16**
Fig.7 Horizontal input timing..... **P17**
Fig.8 Hsync,Vsync,Data,DCLk relationship..... **P18**
Incoming specification standard **P22**

Reference:

Fig.9 Horizontal Input Timing (Wedding CLK Explanation)..... **P19**
Fig.10 Pre-filtering function timing diagram and block diagram..... **P20**
Fig.11 Application circuit..... **P21**

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution(dot)	280(W) × 220(H)	
2	Active area(mm)	29.54(W) × 22.22(H)	
3	Screen size(inch)	1.45(Diagonal)	
4	Dot pitch(mm)	0.1055(W) × 0.101(H)	
5	Color configuration	R. G. B. delta	
6	Overall dimension(mm)	37.64(W) × 31.5(H) × 1.66(D)	Note 1
7	Weight(g)	4 Typ.	
8	Panel surface treatment	Hard coating (3H)	

Note 1: Refer to Fig. 4

B. Electrical specifications

1.Pin assignment

Pin no	Symbol	I/O	Description	Remark
1	GND	-	Ground for logic circuit	
2	V _{CC}	P	Supply voltage of logic control circuit for scan driver	
3	V _{GL}	P	Negative power for scan driver	
4	V _{GH}	P	Positive power for scan driver	
5	FRP	O	Gate driver input signal that is fram polarity output for Vcom	
6	VCOM	I	Common electrode driving signal	
7	DRV	VO	Power transistor gate signal for the boost converter	
8	FB	VI	Main boost regulator feedback input(FB threshold is 1.2V)	
9	SHL	I	Left/Right scan control input	Note 1
10	STB	I	Stand by mode setting pin.	Note 2
11	V _{CC}	P	Supply voltage for digital circuit	
12	SHDB	I	Shutdown input. Active low.	Note 3
13	AGND	P	Ground pins for analog circuits	
14	VLED	I	LED Anode	
15	GLED	O	LED Cathode	
16	AVDD	P	Power supply for analog circuits	
17	HSYNC	I	Horizontal sync input. Negative polarity	
18	VSYNC	I	Vertical sync input. Negative polarity.	
19	DCLK	I	Clock signal; latch data onto line latches at the rising edge.	
20	D05	I	Data input. :MSB	
21	D04	I	Data input	
22	D03	I	Data input	
23	D02	I	Data input	
24	D01	I	Data input	
25	D00	I	Data input. :LSB	
26	GRB	I	Global reset pin.	Note 4
27	U/D	I	Up/Down scan control input	Note 1

28	GND	-	GND for logic circuit	
29	AVDD1	P	Supply of positive power for level shift circuit.	
30	AGND1	P	Ground for level shift circuit	

I: Input; O: Output. VI: voltage input VO: voltage output P:power

Note 1: Selection of scanning mode


Mode	Setting of scan control input		Scanning direction
	U/D	SHL	
Normal mode	L	H	From up to down, and from left to right.
Reverse mode	H	L	From down to up, and from right to left.

Note 2: Stand by mode(STB).If STB high, it is normal operation. If it is low, it is standby function. Normally pulled high.

Note 3:Shutdown input(SHDB).Active low, DC-DC converter is off when SHDB is low, Normally pulled low.

Note 4:Global reset pin. It should be connected to VCC in normal operation. If Connected to GND, the controller is in reset state, normally pulled high.


Note 5 : Definition of scanning direction. Refer to figure as below:



2. Equivalent circuit of I/O

Pin no & Pin name	Schematics
7.DRV	<p>The schematic shows a central node connected to a trapezoidal symbol labeled 'I'. This node is connected to VCC through a diode pointing towards VCC, and to GND through a diode pointing towards GND.</p>

8.FB
 9.SHL
 10.STB
 12.SHDB
 17.HSYNC
 18.VSYNC
 19.DCLK
 20.D07
 21.D06
 22.D05
 23.D04
 24.D03
 25.D02
 26.GRB
 27.U/D



3. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	V_{CC}	GND=0	-0.5	5.	V	
	AV_{DD}	$AV_{SS}=0$	-0.5	5.5	V	
	V_{GH}	GND=0	-0.3	21	V	
	V_{GL}		-17	0.3	V	
	$V_{GH} - V_{GL}$		-	38	V	
Input signal voltage	VCOM		-2.9	5.2	V	
Operating temperature	Topa		0	60		Ambient temperature
Storage temperature	Tstg		-25	80		Ambient temperature

4. Electrical characteristics

a. Typical operating conditions (GND= $AV_{SS}=0V$)

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
Power supply	V_{CC}	2.5	3.3	3.6	V	
	AV_{DD}	3.2	3.3	4.5	V	
	V_{GH}	(15.8)	(17.8)	(19.5)	V	
	$V_{GL\ AC}$	-	(5.6)	-	Vp-p	AC component of V_{GL} . Note 1
	V_{GL_H}	(-8.3)	(-7.3)	(-6.3)	V	High level of V_{GL} .
VCOM	V_{CAC}	-	(5.6)	-	Vp-p	AC component, Note 2
	V_{CDC}	(-0.4)	(-0.1)	(0.2)	V	DC component, Note 3 Note 4
Output Signal voltage	H Level	V_{OH}	$V_{CC}-0.4$			
	L Level	V_{OL}	GND		$GND+0.4$	

Input Signal voltage	H Level	V_{IH}	$0.7V_{CC}$	-	V_{CC}	V	For DC/DC circuits.	
	L Level	V_{IL}	GND	-	$0.3V_{CC}$	V		
DRV output voltage		V_{DRV}	0		V_{CC}	V		
DRV output current		I_{DRV}			10	mA		
Feedback voltage		V_{FB}		1.2	1.25	V		
Output current	H Level	I_{OH}		10		uA		
	L Level	I_{OL}		-10		uA		
Analog stand by current		I_{st}			200	uA		DCLK is stopped
FRP output current	H Level	I_{OHF}			20	mA		For Vcom circuits.
	L Level	I_{OLF}			20	mA		

Note 1: The same phase and amplitude with common electrode driving signal (VCOM).

Note 2: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 3: V_{CDC} could be adjusted so as to minimize vertical straight line, flicker and maximum contrast on each module.

Note 4: Be sure to apply GND, V_{CC} and V_{GL} (V_{GL} must lower than 0 volt) to the LCD first, and then apply V_{GH} .

Note 5: The applicable pins are SHL,STB,SHDB,HSYNC,VSYNC,DCLK,D05~D00,GRB,U/D

b. Current consumption (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Current for driver	I_{GH}	$V_{GH}=17V$	-	0.13	0.8	mA	
	I_{GL}	$V_{GL_H}=-8V$	-	-0.19	-1	mA	
	I_{CC}	$V_{CC}=3.3V$	-	2	4	mA	
	I_{DD}	$AV_{DD}=3.3V$	-	1.15	2	mA	

5. AC Timing

a. Timing conditions

Parameter		Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK	Frequency	$1/T_{vc}$		24.54		MHz	
	High time	T_{vch}	15			ns	
	Low time	T_{vcl}	15			ns	
Rising time		t_r	-	-	10	ns	Note 1
Falling time		t_f	-	-	10	ns	Note 1
HSYNC	Period	TH	60	63.56	67	us	Note 2
				1560		DCLK	
	Display period	THd		49.4		us	

	Pulse width	THp	1	25		DCLK	
	HSYNC-Clk timing	THc	15		Tc-15	ns	
Hsync setup time		Tvst	12			ns	
Hsync hold time		Thhd	12			ns	
Horizontal lines per field		t _v	256	262	268	t _H	
VSYNC	Period	TV		16.6		ms	Note 2
				262		t _H	
	Display period	TVd		13.97		ms	
	Pulse width	TVp	1			DCLK	
			3		TH		
Vsync setup time		Tvst	12			ns	
Vsync hold time		Tvhd	12			ns	
DATA D00~D05	DCLK-DATA timing	Tds	10	-	-	ns	
	DATA-CLK timing	Tdh	10	-	-	ns	
	Rising time Falling time	Tdrf	-	-	10	ns	
Data set-up time		Tds	12			ns	
Data hold time		Tdh	12			ns	

Note 1: For all of the logic signals.

Note 2: Display position

A.. Horizontal display position

The display starts from the data of (269DCLK, TH=268DCLK) as shown in Fig 7.
(TH : From Hsync falling edge to 1st displayed data.)

B. Vertical display position

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
Vertical display position	TVS		25		TH	NTSC

b. Timing diagram

Please refer to the attached drawing, from Fig.5 to Fig.8.

6. DC-DC Converter Circuit

A015AN02 contains one high-power step-up DC-DC converter, and backplane drive circuitry for active matrix TFT LCDs. The output voltage of the main boost converter can be set from VCC to **13.5V** with external resistors. Also included in A015AN02 are a precision **1.2V** reference voltage, fault detection and logic shutdown.

a .Boost Converter

A015AN02 main boost converter uses a boost PWM architecture to produce a positive regulated voltage, Please refer to the below figures to see the block diagram.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




Fig 1 Dc-Dc converter block diagram

In the internal architecture of DC-DC converter. The feedback voltage(VFB) will connect to the tri-angle waveform comparator ,and generates the output signal (CPO) which determines the duty cycle for (Fdc).




Fig 2 DC CK block diagram

To reduce the noise affect,CPO will processed by De-bounce circuit. State-machine will generate the duty cycle by CPO signal. To make sure that VFB can reach default VREF quickly, so State-machine' s is designed as a discrete step by step function. please refer to Fig 3. If CPO is low , Duty cycle will work from 0% to 75%. The maximum duty ratio is 75%.




Fig 3 PWM Control state diagram

b.Shutdown Mode

In shutdown mode, a logic-low level on SHDB, pwm controller and the reference are disabled. The supply current drops to maximize battery life and the reference is pulled to ground. Every output voltage will decay. If unused, connect SHDB to VCC.

c.Oscillator Circuit

The boost-converter operating frequency can be set at 1/16,1/32,1/64 times the system clock, DCLK. In A015AN02' s model. the DC-DC converter osc frequency is DCLK/64=383.4khz

C. Optical specification (Note 1,Note 2, Note 3)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time							
Rise	Tr	=0 °	-	25	50	ms	Note 4
Fall	Tf		-	30	60	ms	
Contrast ratio	CR	At optimized viewing angle	60	150	-		Note 5,6
Viewing angle							
Top		CR 10	10	-	-	deg.	Note 7
Bottom			30	-	-		
Left			45	-	-		
Right			45	-	-		
Transmittance	Y _L	=0 °	7.5	8.3	-	%	Note 8
White chromaticity shift	X	=0 °	-0.03	-	0.03		
	y	=0 °	0.03	-	0.03		

Note 1. Ambient temperature =25 .


Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1 ° by Topcon luminance

meter BM-7, after 10 minutes operation.

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$$

Note 6. White $V_i = V_{i50} \mp 1.5V$

Black $V_i = V_{i50} \pm 2.0V$

" \pm " Means that the analog input signal swings in phase with COM signal.


" \mp " Means that the analog input signal swings out of phase with COM signal.

V_{i50} : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:

Refer to figure as below.





Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

D. Reliability test items:

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 80 240Hrs	
2	Low temperature storage	Ta= -25 240Hrs	
3	High temperature operation	Ta= 60 240Hrs	
4	Low temperature operation	Ta= 0 240Hrs	
5	High temperature and high humidity	Ta= 60 . 90% RH 240Hrs	Operation
6	Heat shock	-25 ~80 /50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	± 200V,200pF(0), once for each terminal	Non-operation
8	Vibration	Frequency range : 10~55Hz Stoke : 1.5mm Sweep : 10~55Hz~10Hz 2 hours for each direction of X,Y,Z (6 hours for total)	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ± X, ± Y, ± Z 3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	
12	The copper' s strength for FPC	The strength is larger 0.7 kg/cm	IPC TM650
13	The film' s strength for FPC	The strength is larger 0.35 kg/cm	IPC TM650
14	Flexible ability for FPC	1. curved radius: 2mm 2. curved angle: 270 3. Pulling force: 500g	<u>MIT folm</u> : Diagram of test set up for folding endurance

Note: Ta: Ambient temperature.





note:
1.General tolerance is ±0.1
2.Unit:mm

Fig. 4 Outline dimension of TFT-LCD module




Fig. 5 Input signals timing relationship




Fig. 6 Input Vertical Timing




Fig. 7 Horizontal Input Timing)





Fig. 8 Hsync, Vsync, Data, DCLK relationship

Reference:



**Fig. 9 Horizontal Input Timing
(Wedding CLK Explanation)**




Fig.10 Pre-filtering function timing diagram and block diagram




Fig 11 Typical application circuit (for reference)

Incoming Inspection Standard

1.Scope

The incoming inspection standards shall be applied to TFT-LCD Modules (hereinafter called "Modules") that supplied by Unipac Optoelectronics Corporation (hereinafter called "seller").

2.Incoming inspection:

The buyer(customer) shall inspect the modules within twenty calendar days of the delivery date (the "inspection period") at its own cost. The results of the inspection (acceptance or rejection) shall be recorded in writing, and a copy of this writing will be promptly sent to the seller. The buyer may, under commercially reasonable reject procedures, reject an entire lot in the delivery involved if, within the inspection period,such samples of modules within such lot show an unacceptable number of defects in accordance with this incoming inspection standards, provided however that the buyer must notify the seller in writing of any such rejection promptly, and not later than within three business days of the end of the inspection period. Should the buyer fail to notify the seller within the inspection period, the buyer's right to reject the modules shall be lapsed and the modules shall be deemed to have been accepted by the buyer.

3.Inspection sampling method:

Unless otherwise agree in writing, the method of incoming inspection shall be based on MIL-STD-105E.

3-1. Lot size: Quantity per shipment lot per model.

3-2. Sampling type: Normal inspection, single sampling.

3-3. Sampling level: Level II.

3-4. Acceptable quality level (AQL):

3-4-1. Major defect: AQL=0.4%.

3-4-2. Minor defect: AQL=1.5%.

4.Inspection instruments:

4-1. A single 20W fluorescent lamp.

4-2. Pattern generator: Philips PM5518 or equivalent model.

4-3. Video board:Unipac video board or equivalent. The output of the signal shouldcomply with the specification provided by AU Optronics.

4-4. Luminance colorimeter: Topcon BM-7 or equivalent model.

5.Inspection environment conditions:

5-1.Room temperature: 25±5 .

5-2.Lighting : Fluorescent light (Day-Light Type) display surface illumination to be 500 ~ 1000 Lux.

5-3.The viewing line should be perpendicular to the surface of the module.

5-4.Inspection distance : 35 ± 5cm

6.Classification of defects:

Defects are classified as the major defects and minor defects according to the degree of defectiveness defined herein.

6-1.Major defects:

A major defect is a defect that is likely to result in failure, or to reduce the usability of the product for its intended purpose.

6-1-1.Abnormal operation: modules cannot display normally.

6-1-2.Line defect.

6-1-3.There is serious distortion or sharp burr on mechanical housing.

6-1-4.Glass breakage.


6-2.Minor defects:

A minor defect is a defect that is not likely to reduce the usability of the product for its intended purpose.

6-2-1.Dot defect:

A. Inspection pattern:Full white,full black,red,green and blue screens

B. The definition of display area:



C.Criteria:(acceptable)

Item	Zone		Total
	I	O	
Black dot defect	1	3	4
Bright dot defect (red,green,blue,white)	0	2	2
Total	1	4	4

Note 1.Dot defect is defined as the defective area of the dot is larger than 50% of the dot area by 5% ND filter observation.

2.The distance between the dot defects should be more than 5mm apart.

3.The spec above is OK for now. If there is any problem raised, both sides have to negotiate for solution before to modify the spec.

6-2-2.Scratches,dent and extraneous substances:

A.Inspection conditions:

a.Luminance : Use a single 20W fluorescent lamp for illumination.

b.Distance : 35± 5cm

B. Criteria:

Item		Acceptable criteria
Scratch on the polarizer L : Length(mm) W : Width(mm)	L ≤ 0.5	Ignore
	0.5 < L ≤ 5 0.1 ≤ w ≤ 0.5	N 1
	5 < L	None
	0.1 ≤ w ≤ 0.5	
	W ≤ 0.1	Ignore
	W > 0.5	None
Dent on the polarizer D : Average diameter(mm)	D ≤ 0.25	Ignore
	0.25 < D ≤ 0.5	N 1
	0.5 < D	None

Note:1.The extraneous substance is defined as it is appears when the module is power on.

2.The spec of “scratch on the polarizer” is OK for now. If there is any problem raised, both sides have to negotiate for solution before to modify the spec.

6-2-3.After image:

After displaying the checkerboard pattern for 2 hours at room temperature then switch to the white pattern, the previous pattern should disappear within 10 seconds.

Note:The spec above is acceptable for now. If there is any problem raised, both sides have to negotiate for solution before to modify the spec.

6-2-4.Following defect to be judged by limit samples when it is necessary.

A. Mottling (uniformity)

B. Rubbing mark

Because the rubbing mark does not occur, for the time being we don't offer the limit sample.

7.Inspection judgement:

7-1.The judgment of the shipped lot(acceptance or rejection) shall follow the sampling plan of



MIL-STD-105E, single sampling, normal inspection, level .

7-2. If the number of defects is equal to or less than the applicable acceptance level, the lot shall be accepted.

7-3. If the number of defects is more than the applicable acceptance level, the lot shall be rejected and the buyer should inform the seller of the result of incoming inspection in writing.