



A030JN01 V0 Product Spec	Version	0.0
	Page	1/49

# CUSTOMER APPROVAL SHEET

Company Name

MODEL

**A030JN01 V0**

CUSTOMER

Title :

APPROVED

Name :

- APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver.\_\_\_\_)
- APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver.\_\_\_\_)
- APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver.\_\_\_\_)
- CUSTOMER REMARK :

AUO PM :

P/N : 97.03A31.000

Comment:

1 Li-Hsin Rd. 2. Science-Based Industrial Park  
Hsinchu 300, Taiwan, R.O.C.  
Tel: +886-3-500-8899  
Fax: +886-3-577-2730



A030JN01 V0 Product Spec	Version	0.0
	Page	2/49

Doc. version:	0.0
Total pages:	49
Date:	2010/6/28

## Product Specification

### 3.0" COLOR TFT-LCD MODULE

**Model Name : A030JN01 V0**

**Planned Lifetime:** From 2010/July. To 2011/July.

**Phase-out Control:** From 2011/July. To 2012/July.

**EOL Schedule:** 2012/July.

< ◆ > Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2008 AU Optronics  
All Rights Reserved,  
Do Not Copy.



A030JN01 V0 Product Spec	Version	0.0
	Page	3/49

## Record of Revision

Version	Revise Date	Page	Content
0.0	2009/06/28		First draft

For AOF Internal Use Only



A030JN01 V0 Product Spec	Version	0.0
	Page	4/49

## Contents

<b>A. Physical specifications .....</b>	<b>6</b>
<b>B. Electrical specifications .....</b>	<b>7</b>
1. Pin assignment .....	7
2. Absolute maximum ratings .....	9
3. Electrical characteristics.....	9
3.1 Recommended operating conditions (GND=0V) .....	9
3.2 Electrical characteristics (GND=0V) .....	9
3.2 Digital input signal overshoot and undershoot limitation .....	10
3.3 Recommended Capacitance Values of External Capacitor.....	11
3.4 Backlight driving conditions .....	11
4. Input timing AC characteristic .....	12
5. Input timing format .....	13
5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3).....	13
5.2 YUV 320 8-bit serial mode (Refer to Fig.4 Fig.5 ).....	16
5.3 YUV 320 16-bit parallel mode(Refer to Fig.6 Fig.7 ) .....	19
5.4 YUV 640 16-bit parallel mode(Refer to Fig.8 Fig.10 ) .....	22
5.5 YUV 720 16-bit parallel mode(Refer to Fig.9 Fig.10 ) .....	22
5.6 YUV 320 to RGB conversion .....	25
5.7 YUV 720/YUV 640 to RGB conversion .....	25
6. Serial control interface AC characteristic .....	26
6.1 Timing chart .....	26
6.2 The configuration of serial data at SDA terminal is at below .....	27
6.3 Register table.....	28
6.4 Register description .....	29
<b>C. Optical specification (Note 1, Note 2, Note 3).....</b>	<b>38</b>
<b>D. Reliability test items .....</b>	<b>41</b>
<b>E. Packing form .....</b>	<b>43</b>
<b>F. Outline dimension .....</b>	<b>44</b>
<b>G. Application note.....</b>	<b>45</b>
1. Application circuit .....	45
1.1 With internal LED driver circuit .....	45
1.2 With external LED driver circuit .....	46
2. Power on/off sequence.....	47
2.1 Power on (Standby Disabling) .....	47
2.2 Power off (Standby Enabling) .....	48
3. Recommended power on/off serial command settings.....	49



A030JN01 V0 Product Spec	Version	0.0
	Page	5/49

For AOF Internal Use Only



A030JN01 V0 Product Spec	Version	0.0
	Page	6/49

## A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution ( dot )	960(W) x 480(H)	
2	Active area ( mm )	60 x 45	
3	Screen size ( inch )	2.95 (Diagonal)	
4	Dot pitch ( um )	62.5x 93.75	
5	Color configuration	R, G, B delta	
6	Overall dimension ( mm )	70.2 x 51.4 x 2.2	Note 1
7	Weight ( g )	TBD	
8	Panel surface treatment	Hard Coating	

Note 1: Refer to F. Outline Dimension

For AOF Internal Use Only



A030JN01 V0 Product Spec	Version	0.0
	Page	7/49

## B. Electrical specifications

### 1. Pin assignment

Pin no	Symbol	I/O	Description	Remark
1	DRV	O	Power transistor signal for Back light power boost converter	
2	VLED+	P	LED backlight anode	
3	VLED+	P	LED backlight anode	
4	VLED-	P	LED backlight cathode	
5	VLED-	P	LED backlight cathode	
6	VDD	P	Voltage input pin for analog power	
7	VDD	P	Voltage input pin for analog power	
8	GND	P	Ground	
9	GND	P	Ground	
10	GRB	I	Global reset pin	
11	STB	I	Standby setting	
12	CS	I	Chip select pin of SPI interface	
13	SDA	I	Data input pin of SPI mode	
14	SCL	I	Clock input pin of SPI mode	
15	VDDIO	P	Voltage input pin for digital power	
16	VDD_18V	C	Connect capacitor	
17	DCLK	I	Data-clock and oscillator source	
18	VSYNC	I	Vertical synchronizing signal	
19	HSYNC	I	Horizontal synchronizing signal	
20	D15	I	Data signal (MSB)	
21	D14	I	Data signal	
22	D13	I	Data signal	
23	D12	I	Data signal	
24	D11	I	Data signal	
25	D10	I	Data signal	
26	D09	I	Data signal	
27	D08	I	Data signal (LSB)	
28	D07	I	Data signal (MSB)	
29	D06	I	Data signal	
30	D05	I	Data signal	
31	D04	I	Data signal	
32	D03	I	Data signal	
33	D02	I	Data signal	

34	D01	I	Data signal	
35	D00	I	Data signal (LSB)	
36	VCOMH	C	Connect capacitor	
37	VCOML	C	Connect capacitor	
38	VCL	C	Connect capacitor	
39	C3N	C	Connect capacitor	
40	C3P	C	Connect capacitor	
41	VDD2	C	Connect capacitor	
42	C1P	C	Connect capacitor	
43	C1N	C	Connect capacitor	
44	C2P	C	Connect capacitor	
45	C2N	C	Connect capacitor	
46	C4P	C	Connect capacitor	
47	C4N	C	Connect capacitor	
48	VGH	C	Connect capacitor	
49	C5P	C	Connect capacitor	
50	C5N	C	Connect capacitor	
51	VGL	C	Connect capacitor	


I : Input, O : Output, C : Capacitor, P : Power

Note1:D[15:08]:8-bit C date of YUV input when YUV-16bit timing.

Note2:D[07:00]:8-bit Y date of YUV input when YUV-16bit timing.

D[07:00]:serial 8-bit data input when YUV 320 8-bit or UPS051 timing.

Note3: Definition of scanning direction, Refer to figure as below :





## 2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	GND=0V	-0.3	6.0		
Supply Voltage	VDDIO	GND=0V	-0.3	6.0	V	

Note 1: Functional operation should be restricted under ambient temperature (25°C).

Note 2: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics chapter.

## 3. Electrical characteristics

### 3.1 Recommended operating conditions (GND=0V)

Item		Symbol	Min.	Typ.	Max.	Unit	Remark
		VDD	3.0	3.3	3.6	V	
		VDDIO	3.0	3.3	3.6		
Input Signal	H Level	$V_{IH}$	$0.7 \cdot V_{DDIO}$	-	VDDIO	V	
	L Level	$V_{IL}$	GND	-	$0.3 \cdot V_{DDIO}$	V	

### 3.2 Electrical characteristics (GND=0V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Input Current for $V_{VDD}$	$I_{VDD}$	$V_{VDD}=3.3V$	-	TBD	TBD	mA	Note 1
	$I_{VDD(STANDBY)}$		-	TBD	TBD		
Input Current for $V_{VDDIO}$	$I_{VDDIO}$	$V_{VDDIO}=3.3V$	-	TBD	TBD	mA	Note 1
	$I_{VDDIO(STANDBY)}$		-	TBD	TBD		


Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, Frame rate: 60Hz, other registers are default setting.



### 3.2 Digital input signal overshoot and undershoot limitation

The digital input signal overshoot and undershoot voltage should keep under  $VDDIO+0.3V$  and over  $GND-0.3V$ .

Symbol	Overshoot	Undershoot
D0-D15	$< VDDIO+0.3V$	$> GND-0.3V$
DCLK		
HSYNC		
VSYNC		
SCL		
SDA		
CS		
GRB		
STB		



### 3.3 Recommended Capacitance Values of External Capacitor


The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Pin name	Recommended value of capacitors ( $\mu\text{F}$ )	Withstanding voltage (V)
VGH	1 to 2.2	25
VGL	1 to 2.2	16
VDD	1 to 2.2	6.3
VDDIO	1 to 2.2	6.3
VDD_18V	1 to 2.2	6.3
VDD2	1 to 4.7	10
VCL	1 to 2.2	10
VCOMH	1 to 4.7	10
VCOML	1 to 4.7	10
C1P,C1N	1	6.3
C2P,C2N	1	6.3
C3P,C3N	1	10
C4P,C4N	1	16
C5P,C5N	1	16

### 3.4 Backlight driving conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED current			25	27.5	mA	
LED voltage	$V_L$		12.8	14	V	4 LED's
Feedback voltage	$V_{FB}$				V	



Note1: To consider Backlight driver and feedback resistor tolerance.



#### 4. Input timing AC characteristic

(VDD=3.0 ~3.6V, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	8	-	-	ns	
VSYNC hold time	Tvhd	8	-	-	ns	
HSYNC setup time	Thst	8	-	-	ns	
HSYNC hold time	Thhd	8	-	-	ns	
Data setup time	Tdst	8	-	-	ns	
Data hold time	Tdhd	8	-	-	ns	



$t_H$  means: HSYNC period



A030JN01 V0 Product Spec	Version	0.0
	Page	13/49

## 5. Input timing format


### 5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

Parameter		Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK frequency		$1/t_{DCLK}$	30	33	36	MHz	
HSYNC	Period	$t_H$	1004	1048	1399	$t_{DCLK}$	
	Display period	$t_{hd}$	960			$t_{DCLK}$	
	Back porch	$t_{hbp}$	20	40	255	$t_{DCLK}$	Note 1
	Front porch	$t_{hfp}$	24	48	96	$t_{DCLK}$	
	Pulse width	$t_{hsw}$	1	20	$t_{hbp} - 1$	$t_{DCLK}$	
VSYNC	Period	$t_V$	485	525	576	$t_H$	
	Display period	$t_{vd}$	480			$t_H$	
	Back porch	$t_{vbp}$	3	27	31	$t_H$	Note 2
	Front porch	$t_{vfp}$	2	18	66	$t_H$	
	Pulse width	$t_{vsw}$	$1t_{DCLK}$	$1t_{DCLK}$	$6t_H$		

Note 1: The  $t_{hbp}$  time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The  $t_{vbp}$  time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.

**Fig.1** UPS051 Input Horizontal Timing Chart



**Fig.2** UPS051 Input Horizontal Data Sequence





Fig.3 UPS051 Input Vertical Timing Chart





A030JN01 V0 Product Spec	Version	0.0
	Page	16/49

## 5.2 YUV 320 8-bit serial mode (Refer to Fig.4 Fig.5 )


Parameter		Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK frequency		$1/t_{DCLK}$	23	24.5	25	MHz	
HSYNC	Period	$t_H$	710	780	877	$t_{DCLK}$	
	Display period	$t_{hd}$	640			$t_{DCLK}$	
	Back porch	$t_{hbp}$	20	40	127	$t_{DCLK}$	Note 1
	Front porch	$t_{hfp}$	50	100	110	$t_{DCLK}$	
	Pulse width	$t_{hsw}$	1	1	$t_{hbp} - 1$	$t_{DCLK}$	
VSYNC	Period	$t_V$	485	525	576	$t_H$	
	Display period	$t_{vd}$	480			$t_H$	
	Back porch	$t_{vbp}$	3	27	31	$t_H$	Note 2
	Front porch	$t_{vfp}$	2	18	66	$t_H$	
	Pulse width	$t_{vsw}$	$1t_{DCLK}$	$1t_{DCLK}$	$6t_H$		

Note 1: The  $t_{hbp}$  time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.


Note 2: The  $t_{vbp}$  time is adjustable by setting register VBLK.



Fig.4 YUV 320 8-bit serial Input Horizontal Timing Chart



**Fig.5 YUV 320 8-bit serial Input Vertical Timing Chart**





A030JN01 V0 Product Spec	Version	0.0
	Page	19/49

### 5.3 YUV 320 16-bit parallel mode(Refer to Fig.6 Fig.7 )

Parameter		Symbo	Min.	Typ.	Max.	Unit.	Remark
DCLK frequency		$1/t_{DCLK}$	10	12	14	MHz	
HSYNC	Period	$t_H$	351	381	388	$t_{DCLK}$	
	Display period	$t_{hd}$	320			$t_{DCLK}$	
	Back porch	$t_{hbp}$	20	40	45	$t_{DCLK}$	
	Front porch	$t_{hfp}$	11	21	23	$t_{DCLK}$	
	Pulse width	$t_{hsw}$	1	20	$t_{hbp} - 1$	$t_{DCLK}$	
VSYNC	Period	$t_V$	485	525	576	$t_H$	
	Display period	$t_{vd}$	480			$t_H$	
	Back porch	$t_{vbp}$	3	27	31	$t_H$	
	Front porch	$t_{vfp}$	2	18	66	$t_H$	
	Pulse width	$t_{vsw}$	$1t_{DCLK}$	$1t_{DCLK}$	$6t_H$		

For AOF Internal Use Only

Fig.6 YUV 320 16-bit Input Horizontal Timing Chart





Fig.7 YUV 320 16-bit Input Vertical Timing Chart




#### 5.4 YUV 640 16-bit parallel mode(Refer to Fig.8 Fig.10 )

Parameter		Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK frequency		$1/t_{DCLK}$	23	24.5	25	MHz	
HSYNC	Period	$t_H$	710	780	877	$t_{DCLK}$	
	Display period	$t_{hd}$	640			$t_{DCLK}$	
	Back porch	$t_{hbp}$	20	40	127	$t_{DCLK}$	Note 1
	Front porch	$t_{hfp}$	50	100	110	$t_{DCLK}$	
	Pulse width	$t_{hsw}$	1	1	$t_{hbp} - 1$	$t_{DCLK}$	
VSYNC	Period	$t_V$	485	525	576	$t_H$	
	Display period	$t_{vd}$	480			$t_H$	
	Back porch	$t_{vbp}$	3	27	31	$t_H$	Note 2
	Front porch	$t_{vfp}$	2	18	66	$t_H$	
	Pulse width	$t_{vsw}$	$1t_{DCLK}$	$1t_{DCLK}$	$6t_H$		

#### 5.5 YUV 720 16-bit parallel mode(Refer to Fig.9 Fig.10 )

Parameter		Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK frequency		$1/t_{DCLK}$	25	27	28	MHz	
HSYNC	Period	$t_H$	789	858	954	$t_{DCLK}$	
	Display period	$t_{hd}$	720			$t_{DCLK}$	
	Back porch	$t_{hbp}$	40	40	127	$t_{DCLK}$	
	Front porch	$t_{hfp}$	49	98	107	$t_{DCLK}$	
	Pulse width	$t_{hsw}$	1	1	$t_{hbp} - 1$	$t_{DCLK}$	
VSYNC	Period	$t_V$	485	525	576	$t_H$	
	Display period	$t_{vd}$	480			$t_H$	
	Back porch	$t_{vbp}$	3	27	31	$t_H$	
	Front porch	$t_{vfp}$	2	18	66	$t_H$	
	Pulse width	$t_{vsw}$	$1t_{DCLK}$	$1t_{DCLK}$	$6t_H$		

**Fig.8 YUV640 16-bit Input Horizontal Timing Chart**



**Fig.9 YUV720 16-bit Input Horizontal Timing Chart**





Fig.10 YUV640/YUV720 16 bit parallel Input Vertical Timing Chart







A030JN01 V0 Product Spec	Version	0.0
	Page	25/49

### 5.6 YUV 320 to RGB conversion

$$R_{2n-1} = 1.164 * (Y_{2n-1} - 16) + 1.596 * (C_m - 128)$$

$$R_{2n} = 1.164 * (Y_{2n} - 16) + 1.596 * (C_m - 128)$$

$$G_{2n-1} = 1.164 * (Y_{2n-1} - 16) - 0.813 * (C_m - 128) - 0.391 * (C_{bn} - 128)$$

$$G_{2n} = 1.164 * (Y_{2n} - 16) - 0.813 * (C_m - 128) - 0.391 * (C_{bn} - 128)$$

$$B_{2n-1} = 1.164 * (Y_{2n-1} - 16) + 2.017 * (C_{bn} - 128)$$

$$B_{2n} = 1.164 * (Y_{2n} - 16) + 2.017 * (C_{bn} - 128)$$

Where Y : 16~235    Cr : 16~240    Cb : 16~240

### 5.7 YUV 720/YUV 640 to RGB conversion

$$R_n = 1.164 * [(Y_{2n-1} + Y_{2n}) / 2 - 16] + 1.596 * (C_m - 128)$$


$$G_n = 1.164 * [(Y_{2n-1} + Y_{2n}) / 2 - 16] - 0.813 * (C_m - 128) - 0.392 * (C_{bn} - 128)$$

$$B_n = 1.164 * [(Y_{2n-1} + Y_{2n}) / 2 - 16] + 2.017 * (C_{bn} - 128)$$

Where Y:16~235    Cr:16~240    Cb:16~240


For AOF Internal Use Only

## 6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	$t_{S0}$	50	-	-	ns
Serial data input setup Time	$t_{S1}$	50	-	--	ns
CS input hold Time	$t_{H0}$	50	-	-	ns
Serial data input hold Time	$t_{H1}$	50	-	-	ns
SCL pulse low width	$t_{W1L}$	50	-	-	ns
SCL pulse high width	$t_{W1H}$	50	-	-	ns
CS pulse high width	$t_{W2}$	400	-	-	ns

### 6.1 Timing chart



1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
3. The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data after the falling edge of CS pulse are valid data.
6. Serial block operates with the SCL clock.
7. Serial data can be accepted in the standby (power save) mode.




A030JN01 V0 Product Spec	Version	0.0
	Page	27/49

**6.2 The configuration of serial data at SDA terminal is at below**

MSB								LSB							
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address		Address						DATA							

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

**Write Mode:**



For AOF Internal Use Only



A030JN01 V0 Product Spec	Version	0.0
	Page	28/49

### 6.3 Register table

No.	Register address								Register data							
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)	x	x	x	x	x	x	x
R3	0	0	0	0	0	0	1	1	Brightness (40h)							
R4	0	0	0	0	0	1	0	0	x	SEL (000)		x	x	VDIR (1)	HDIR (1)	
R5	0	0	0	0	0	1	0	1	x	GRB (1)	PFM_DUTY (011)		SHDB2 (1)	SHDB1 (1)	STB (0)	
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)	LED_Current (00)	VBLK (1Bh)					
R7	0	0	0	0	0	1	1	1	HBLK(28h)							
R8	0	0	0	0	1	0	0	0	BL_DRV(00)		DRV_FREQ (00)	x	x	x	x	
R12	0	0	0	0	1	1	0	0	x	x	x	CbCr(0)	x	Vdpol(1)	Hdpol(1)	DCLKpol(0)
R13	0	0	0	0	1	1	0	1	CONTRAST_RGB(40h)							
R14	0	0	0	0	1	1	1	0	x	SUB_CONTRAST_R(40h)						
R15	0	0	0	0	1	1	1	1	x	SUB_BRIGHTNESS_R(40h)						
R16	0	0	0	1	0	0	0	0	x	SUB_CONTRAST_B(40h)						
R17	0	0	0	1	0	0	0	1	x	SUB_BRIGHTNESS_B(40h)						
R21	0	0	0	1	0	1	0	1	LED_ON_CYCLE(0111)			LED_ON_RATIO(1111)				

Note: 1. "x" => please set to '0'.



A030JN01 V0 Product Spec	Version	0.0
	Page	29/49

## 6.4 Register description

R0:

No.	Register address									Register data							MSB	LSB						
	A6	R/W	A5	A4	A3	A2	A1	A0		D7	D6	D5	D4	D3	D2	D1	D0							
R0	0	0	0	0	0	0	0	0	0	Y_CbCr(0)	x	x	x	x	x	x	x							

Y\_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV)

	CbCr(R12[4])='0' (Default)								CbCr(R12[4])='1'							
Y_CbCr='0' (Default)	Cb1	Y1	Cr1	Y2	Cb2	Y3	Cr2	Y4	Cr1	Y1	Cb1	Y2	Cr2	Y3	Cb2	Y4
Y_CbCr='1'	Y1	Cb1	Y2	Cr1	Y3	Cb2	Y4	Cr2	Y1	Cr1	Y2	Cb1	Y3	Cr2	Y4	Cb2

R3:

No.	Register address									Register data							MSB	LSB						
	A6	R/W	A5	A4	A3	A2	A1	A0		D7	D6	D5	D4	D3	D2	D1	D0							
R3	0	0	0	0	0	0	1	1		Brightness (40h)														

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain
00h	Dark (-64)
40h(Default)	Center (0) (Default)
FFh	Bright (+191)



A030JN01 V0 Product Spec	Version	0.0
	Page	30/49

R4:

No.	Register address								Register data							
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	0	0	0	0	1	0	0	x	SEL(000)			x	x	VDIR(1)	HDIR(1)

HDIR: Horizontal scan direction setting

HDIR	Function
0	Right to left scan
1	Left to right scan (Default)

VDIR: Vertical scan direction setting

VDIR	Function
0	Down to up scan
1	Up to down scan (Default)

SEL: Input data timing format selection

SEL			INPUT TIMING FORMAT
D6	D5	D4	
0	0	0	UPS051 (Default)
0	1	0	YUV 320 8-bit
0	1	1	YUV 320 16-bit
1	0	X	YUV 640 16-bit
1	1	X	YUV 720 16-bit



A030JN01 V0 Product Spec	Version	0.0
	Page	31/49

R5:

No	Register address								MSB	Register data							LSB
	A6	R/W	A5	A4	A3	A2	A1	A0		D7	D6	D5	D4	D3	D2	D1	
R5	0	0	0	0	0	1	0	1	x	GRB(1)	PFM_DUTY(011)		SHDB2(1)	SHDB1(1)	STB(0)		

STB: Standby (Power saving) mode setting

STB	Function
0	Standby mode (Default)
1	Normal operation

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM\_DUTY: PFM duty cycle selection for back light power converter

PFM_DUTY			Function
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1	60%
0	1	0	65%
0	1	1	70%(Default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1	1	1	90%

GRB: Register reset setting

GRB	Function
0	Reset all registers to default value
1	Normal operation (Default)

When this command is sent to driver ic, it will be executed immediately



A030JN01 V0 Product Spec	Version	0.0
	Page	32/49

R6:

No	Register address								Register data							MSB	LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1		
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Current(00)	VBLK(1Bh)						

VBLK: Vertical blanking setting

D4 ~ D0	VBLK	Unit
01h	1	H (line)
1Bh	27(Default)	
1Fh	31	

LED\_CURRENT: adjust LED current

DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0	1	0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)

For AOF Internal Use Only





A030JN01 V0 Product Spec	Version	0.0
	Page	33/49


**R6 & R7:**

No	Register address								Register data							
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Current(00)	VBLK(1Bh)					
R7	0	0	0	0	0	1	1	1	HBLK(28h)							

HBLK\_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark
x	14h	20	DCLK(*)	UPS051
x	28h	40(Default)		
x	FFh	255		
0	-	40(fixed)	DCLK(*)	YUV320, YUV640, YUV720
1	14h ~ FFh	20 ~ 127	DCLK(*)	

\*The frequency of DCLK is different under different input timing.



**R8:**

No.	Register address								Register data							
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	0	0	0	1	0	0	0	BL_DRV(00)	DRV_FREQ(00)	x	x	x	x	x	x

DRV\_FREQ: DRV signal frequency setting

DRV_FREQ		DRV signal frequency
D5	D4	
0	0	DCLK / 64 (Default)
0	1	DCLK / 64 / 2
1	0	DCLK / 64 / 3
1	1	DCLK / 64 / 4

BL\_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability



A030JN01 V0 Product Spec	Version	0.0
	Page	34/49

R12:

No.	Register address								Register data							MSB	LSB	
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0		
R12	0	0	0	0	1	1	0	0	x	x	x	CbCr(0)	x	Vdpol(1)	Hdpol(1)	DCLKpol(0)		

DCLKpol: DCLK polarity selection

DCLKpol	Function
0	Positive polarity (Default)
1	Negative polarity


HDpol: HSYNC polarity selection

HDpol	Function
0	Positive polarity
1	Negative polarity (Default)


VDpol: VSYNC polarity selection

VDpol	Function
0	Positive polarity
1	Negative polarity (Default)

HDpol=1, VDpol=1, DCLKpol=0



HDpol=0, VDpol=0, DCLKpol=1





A030JN01 V0 Product Spec	Version	0.0
	Page	35/49

CbCr: Cb & Cr exchange position, (Please refer to the table of R0( Y\_CbCr) for detail description)

CbCr='0'

	Cb1	Y1	Cr1	Y2	Cb3	Y3	Cr3	Y4
--	-----	----	-----	----	-----	----	-----	----

CbCr='1'

	Cr1	Y1	Cb1	Y2	Cr3	Y3	Cb3	Y4
--	-----	----	-----	----	-----	----	-----	----

R13:

No.	Register address								Register data							
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R13	0	0	0	0	1	1	0	1	CONTRAST_RGB(40h)							

CONTRAST\_RGB: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain
00h	0
40h	1(Default)
FFh	3.984

R14~R17:

No.	Register address								Register data								
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
R14	0	0	0	0	1	1	1	0	x	SUB-CONTRAST_R(40h)							
R16	0	0	0	1	0	0	0	0	X	SUB-CONTRAST_B(40h)							

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.	Register address								Register data								
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
R15	0	0	0	0	1	1	1	1	X	SUB-BRIGHTNESS_R(40h)							
R17	0	0	0	1	0	0	0	1	X	SUB-BRIGHTNESS_B(40h)							

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy : 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)



A030JN01 V0 Product Spec	Version	0.0
	Page	36/49

R21:

No.	Register address								Register data								LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
R21	0	0	0	1	0	1	0	1	LED_ON_CYCLE (0111)				LED_ON_RATIO (1111)				

LED\_ON\_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


LED_ON_RATIO				Value
D3	D2	D1	D0	
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)

LED\_ON\_CYCLE : Set the cycle of enable signal , and we can use it to adjust brightness of the LEDs.

LED_ON_CYCLE				Value
D7	D6	D5	D4	
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8(Default)
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16



A030JN01 V0 Product Spec	Version	0.0
	Page	37/49



$$16 * \text{LED\_ON\_CYCLE} = \text{LED\_ON\_CYCLE} * (\text{LED\_ON\_RATIO} * 16) + \text{LED\_ON\_CYCLE} * (16 - \text{LED\_ON\_RATIO} * 16)$$

**(Cycle)**

**(Enable)**

**(Disable)**

Unit : HSYNC

for example:

LED\_ON\_RATIO is "1001", and LED\_ON\_CYCLE is "0111", then:

Cycle =  $16 * 8 = 128$ (HSYNC)

Enable =  $8 * ((10/16) * 16) = 80$ (HSYNC)

Disable =  $8 * (16 - (10/16) * 16) = 48$ (HSYNC) → 62.5% on

For AOF Internal Use Only


### C. Optical specification (Note 1, Note 2, Note 3)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark				
Response time	Rise	$\theta = 0^\circ$	-	10	40	ms	Note 4				
	Fall							Tf	-	25	50
Contrast ratio	CR	At optimized viewing angle	300	400	-		Note 5,6				
Viewing angle	Top	$CR \geq 10$	40	50	-	deg.	Note 7				
	Bottom							$\varphi_B$	50	60	-
	Left							$\varphi_L$	50	60	-
	Right							$\varphi_R$	50	60	-
Brightness *	$Y_L$	$\theta = 0^\circ$	320	400	-	cd/m <sup>2</sup>	Note 8,9				
Luminance Uniformity			70	75		%	Note 10				
Color Chromaticity	x	$\theta = 0^\circ$	0.27	0.32	0.37						
	y	$\theta = 0^\circ$	0.29	0.34	0.39						
	Rx	$\theta = 0^\circ$									
	Ry	$\theta = 0^\circ$									
	Gx	$\theta = 0^\circ$									
	Gy	$\theta = 0^\circ$									
	Bx	$\theta = 0^\circ$									
By	$\theta = 0^\circ$										

Note 1. Ambient temperature =25°C.


Note 2. To be measured in the dark room.

Note 3. To be measured on the center area of panel with a field angle of 1° by Topcon luminance meter BM-5A, after 10 minutes operation.



**Note 4. Definition of response time:**

The output signals of photo detector are measured when the input signals are changed from “black” to “white”(falling time) and from “white” to “black”(rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



**Note 5. Definition of contrast ratio:**

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$$

**Note 6. White  $V_i = V_{i50} \mp 1.5V$**

**Black  $V_i = V_{i50} \pm 2.0V$**

“±” Means that the analog input signal swings in phase with COM signal.


“∓” Means that the analog input signal swings out of phase with COM signal.

$V_{i50}$ : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.


**Note 7. Definition of viewing angle:**

Refer to figure as below.




**Note 8. Measured at the center area of the panel in gray level 255 with backlight current 20mA**

Note 9. Color Filter Arrangement



Note 10. Definition of luminance uniformity

$$\text{Luminance Uniformity} = \frac{\text{Min. Brightness of nine point}}{\text{Max. Brightness of nine point}}$$






## D. Reliability test items

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 70°C                      240Hrs	Note 1
2	Low temperature storage	Ta= -25°C                      240Hrs	
3	High temperature operation	Ta= 60°C                      240Hrs	
4	Low temperature operation	Ta= 0°C                      240Hrs	
5	High temperature and high humidity	Ta= 60°C . 90% RH              240Hrs	Operation
6	Heat shock	-25°C ~60°C/50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	Air-mode : TBD Contact-mode : TBD	Note.2, Note 3
8	Vibration	Frequency range : 10~55Hz Stoke : 1.5mm Sweep : 10~55Hz~10Hz 2 hours for each direction of X,Y,Z (6 hours for total)	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz -6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	

Note1: Ta: Ambient temperature.


Note 2. ESD Testing Flow as the below



A030JN01 V0 Product Spec	Version	0.0
	Page	42/49

Note 3. ESD testing method.

1. Ambient: 24~26°C, 56~65%RH
2. Instruments: Noiseken ESS-2000,
3. Operation System: "CX40FL-B" and adapter "A030DN01 VD"
4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale
5. Test Method:
  - a. Contact Discharge:, 150pF(330Ω) 1sec, 5 points, 10 times/point
  - b. Air Discharge:, 150pF(330Ω) 1sec, 5 points, 10 times/point
6. Test point:




7. The metal casing is connected to power supply ground (0V) at four corners.
8. All register commands are repeating transfer.




A030JN01 V0 Product Spec	Version	0.0
	Page	43/49

### E. Packing form



MAX. CAPACITY: 360 MODULES  
 MEAS. 520mm\*340mm\*250mm


### F. Outline dimension



## G. Application note

### 1. Application circuit

#### 1.1 With internal LED driver circuit




Note1: Use internal LED driver must set R5[1](SHDB1)= '1'.



A030JN01 V0 Product Spec	Version	0.0
	Page	46/49

1.2 With external LED driver circuit



Note1: Use external LED driver must set R5[1](SHDB1)= '0'.


For AOF Inc.

## 2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

### 2.1 Power on (Standby Disabling)

After VDD power on, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started.






A030JN01 V0 Product Spec	Version	0.0
	Page	48/49

## 2.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started.







A030JN01 V0 Product Spec	Version	0.0
	Page	49/49

### 3. Recommended power on/off serial command settings

TBD

For AOF Internal Use Only