



Doc. version :	0.6
Total pages :	28
Date :	2008/07/22

# **Product Specification**

## **7.0" COLOR TFT-LCD MODULE**

**MODEL NAME: A070VW04 V1**

**(PART NUMBER: 91.07A13.130)**

<  > Preliminary Specification

<  > Final Specification

Note: The content of this specification is subject to change.

© 2006 AU Optronics  
All Rights Reserved,  
Do Not Copy.



### Record of Revision

Version	Revise Date	Page	Content
0	2007/11/09		Draft.
0.1	2007/12/12	4	Correct the typo for outline dimension and weight
0.2	2007/12/13	23	Change Transmittance spec.
0.3	2008/01/10	23	Modify Optical Spec.
0.4	2008/04/28	27 28	Update Recommend Gamma Voltage & Resistor Add Suggestion- System block
0.5	2008/05/28	25	Update the spec of low temperature for reliability
0.6	2008/07/22	5 11	Modify the outline drawing Modify the figure of input timing details

## Contents

<b><u>A. General Description</u></b> .....	<b><u>3</u></b>
<b><u>B. Features</u></b> .....	<b><u>3</u></b>
<b><u>C. General Information</u></b> .....	<b><u>4</u></b>
<b><u>D. Outline Dimension</u></b> .....	<b><u>5</u></b>
1. TFT-LCD Module – Front View .....	5
2. TFT-LCD Module – Rear View.....	6
<b><u>E. Electrical Specifications</u></b> .....	<b><u>7</u></b>
1. FPC Pin Assignment (HRS FH28-60S-0.5SH).....	7
2 Absolute Maximum Ratings .....	9
<b><u>F. Electrical Characteristics</u></b> .....	<b><u>10</u></b>
1 TFT- LCD Typical Operation Condition (AGND = AGND2 = GND = GGND = 0V).....	10
3. AC Characteristics .....	10
4. RGB Parallel Input Timing .....	11
5. Serial Control Interface AC Characteristic.....	13
6. Register Information .....	13
7. Register Table (Default Value) .....	14
8. Register Description .....	14
9. Recommended Power On Register Setting .....	18
10. Application Circuit Example.....	19
11. Recommended Power On/Off Sequence.....	21
<b><u>G. Optical specification (Note 1, 2)</u></b> .....	<b><u>23</u></b>
<b><u>H. Reliability test items(Note 2)</u></b> .....	<b><u>25</u></b>
<b><u>I. Packing Form</u></b> .....	<b><u>26</u></b>
<b><u>J. Recommend Gamma Voltage &amp; Resistor (Gamma 2.2)</u></b> .....	<b><u>27</u></b>
<b><u>K. Suggestion- System block</u></b> .....	<b><u>28</u></b>

## A. General Description

A070VW04 is a amorphous transmissive type TFT (Thin Film Transistor) LCD (Liquid crystal Display). This model is composed of TFT-LCD, drive IC and FPC (flexible printed circuit).The timing controller is embedded, so it is easily to design for consumer product.


## B. Features

- 7-inch display size
- WVGA resolution and stripe dot arrangement
- Built in timing controller
- Standby mode supported
- Up/Down, Left/Right reversion selection
- SYNC + DE Mode
- Parallel 18/24bits interface support
- 16 M color supported
- Wide viewing angle
- RoHS compliant green design

### C. General Information

NO.	Item	Unit	Specification	Remark
1	Display Resolution	dot	800RGB(H)×480(V)	
2	Active Area	mm	152.40(H)×91.44(V)	
3	Screen Size	inch	7.0(Diagonal)	
4	Pixel Pitch	mm	0.1905(H)×0.1905(V)	
5	Color Configuration	--	R. G. B. Stripe	Note 1
6	Color Depth	--	16.7M Colors	Note 2
7	Overall Dimension	mm	160.8(H) × 99.83(V) × 1.43(T)	Note 3
8	Weight	g	47.2 +/- 10%	
9	Panel surface treatment	--	Anti-Glare	
10	Display Mode	--	Normally White	

Note 1: Below figure shows dot stripe arrangement.



Note 2: The full color display depends on 24-bit data signal (pin 4~27).


Note 3: Not include backlight cable and FPC. Refer next page to get further information.

## D. Outline Dimension – Front View


### 1. TFT-LCD Module – Front View

NOTE:

1. GENERAL TOLERANCE IS  $\pm 0.30$ .
2. The BENDING RADIUS OF FPC SHOULD BE LARGER THAN 0.6.
3. UNIT : MM.



## 2. TFT-LCD Module – Rear View



## E. Electrical Specifications


### 1. FPC Pin Assignment (HRS FH28-60S-0.5SH)

Pin no	Symbol	I/O	Description
1	AGND2	P	Analog Ground
2	AVDD2	P	Analog Power
3	VDD	P	Digital Power
4	R0	I	Data input (LSB)
5	R1	I	Data input
6	R2	I	Data input
7	R3	I	Data input
8	R4	I	Data input
9	R5	I	Data input
10	R6	I	Data input
11	R7	I	Data input (MSB)
12	G0	I	Data input (LSB)
13	G1	I	Data input
14	G2	I	Data input
15	G3	I	Data input
16	G4	I	Data input
17	G5	I	Data input
18	G6	I	Data input
19	G7	I	Data input (MSB)
20	B0	I	Data input (LSB)
21	B1	I	Data input
22	B2	I	Data input
23	B3	I	Data input
24	B4	I	Data input
25	B5	I	Data input
26	B6	I	Data input
27	B7	I	Data input (MSB)
28	DCLK	I	Clock input
29	DE	I	Data enable signal
30	HSYNC	I	Horizontal sync input. Negative polarity
31	VSYNC	I	Vertical sync input. Negative polarity
32	SCL	I	Serial communication clock input
33	SDA	I	Serial communication data input
34	CSB	I	Serial communication chip select
35	NC	--	Not connect (Please leave it open)



36	VDD	P	Digital Power
37	NC	--	Not connect (Please leave it open)
38	GND	P	Digital ground
39	AGND1	P	Analog ground
40	AVDD1	P	Analog Power
41	VCOMin	I	For external VCOM DC input (Optional)
42	NC	-	Not connect
43	NC	-	Not connect
44	VCOM	O	connect a capacitor
45	V10	P	Gamma correction voltage reference
46	V9	P	Gamma correction voltage reference
47	V8	P	Gamma correction voltage reference
48	V7	P	Gamma correction voltage reference
49	V6	P	Gamma correction voltage reference
50	V5	P	Gamma correction voltage reference
51	V4	P	Gamma correction voltage reference
52	V3	P	Gamma correction voltage reference
53	V2	P	Gamma correction voltage reference
54	V1	P	Gamma correction voltage reference
55	NC	-	Not connect
56	VGH	P	Positive power for TFT
57	GVCC	P	Digital Power
58	VGL	P	Negative power for TFT
59	GGND	P	Digital Ground
60	CAP	C	Connected to a capacitor

I: Input pin; P: Power pin; G: Ground pin; C: capacitor pin



## 2 Absolute Maximum Ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VCC	GND=0	-0.5	5	V	Note 1
	AVDD 1	AGND1=0	-0.5	15	V	Note 1
	AVDD 2	AGND2=0				
	VGH	GGND = 0	-0.3	40	V	Note 1
	VGL		-20	0.3	V	Note 1
VGH-VGL	--		40	V	Note 1	
Input Signal Voltage	$V_i$		-0.3	$V_{CC}+0.3$	V	Note 1
Operating temperature	Topa	--	0	60	□	Ambient Temperature
Storage temperature	Tstg	--	-10	70	□	Ambient Temperature

Note 1: Functional operation should be restricted under normal ambient temperature.

## F. Electrical Characteristics

The following items are measured under stable condition and suggested application circuit.

### 1 TFT- LCD Typical Operation Condition (AGND = AGND2 = GND = GGND = 0V)

ITEM	Symbol	MIN.	TYP.	MAX.	UNIT	Remark
Power supply	VDD	3.1	3.3	3.6	V	Note3
	I <sub>VDD</sub>	--	15	20	mA	Pin3 + Pin36
	AVDD 1 AVDD 2	10.5	11	11.5	V	Note3
	I <sub>AVDD</sub>	--	10	20	mA	Pin2 + Pin40
	GVCC	3.1	3.3	3.6	V	Note3
	I <sub>GVCC</sub>	--	0.08	0.15	mA	Pin57
	VGH	17.5	18	18.5	V	Note3
	I <sub>VGH</sub>	--	0.35	0.5	mA	Pin56
	VGL	-7.5	-7	-6.5	V	Note3
	I <sub>VGL</sub>	--	0.35	0.5	mA	Pin58
Input Signal	H Level	V <sub>IH</sub>	0.7V <sub>CC</sub>	-	V <sub>CC</sub>	V
	L Level	V <sub>IL</sub>	GND	-	0.3V <sub>CC</sub>	V
Input Reference Voltage	V1 ~ V5	AVDD/2	-	AVDD - 1	V	
	V6 ~ V10	1	-	AVDD/2	V	
VCOM	V <sub>CDC</sub>	3.3	3.6	3.9	V	Note 1

Note1: Above every operation range is based on stable operation from suggested application circuit.

Note2: Based on recommended Gamma 2.2 voltage.

Note3: Typical current test pattern



## 3. AC Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clock High time	T <sub>WCL</sub>		8	-	-	ns
Clock Low time	T <sub>WCH</sub>		8	-	-	ns
Clock rising time	T <sub>RCLK</sub>		-	-	1	ns
Clock falling time	T <sub>ACK</sub>		-	-	1	ns
Hsync setup time	T <sub>HSU</sub>		5			ns

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Hsync hold time	$T_{HHD}$		10			ns
Vsync setup time	$T_{VSU}$		0			ns
Vsync hold time	$T_{VHD}$		2			ns
Data setup time	$T_{DSU}$		5			ns
Data hold time	$T_{DHD}$		10			ns
Data enable set-up time	$T_{ESU}$		4			ns
Data enable hold time	$T_{EHD}$		2			ns




Figure 1 : Input timing details

## 4. RGB Parallel Input Timing

### a. Horizontal Timing

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX	UNIT
DCLK frequency	$F_{DCLK}$		25	33	40	MHz
DCLK period	$T_{DCLK}$		25	30.3	40	ns
Hsync Period (= $T_{HD} + T_{HBL}$ )	$T_H$		986	1056	1183	DCLK
Active Area	$T_{HD}$		-	800	-	DCLK
Horizontal blanking (= $T_{HF} + T_{HE}$ )	$T_{HBL}$		186	256	383	CLK
Hsync front porch	$T_{HF}$			40	-	CLK
Delay from Hsync to 1 <sup>st</sup> data input (= $T_{HW} + T_{HB}$ )	$T_{HE}$	Function of HDL[5..0] settings	146	216	343	DCLK
Hsync pulse width	$T_{HW}$		1	128	136	CLK
Hsync back porch	$T_{HB}$		10	88	342	CLK

### b. Vertical Timing

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vsync period (= $T_{VD} + T_{VBL}$ )	$T_V$		497	505	512	Th
Active lines	$T_{VD}$			480		Th
Vertical blanking (= $T_{VF} + T_{VE}$ )	$T_{VBL}$		17	25	32	Th

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vsync front porch	$T_{VF}$			1	-	Th
GD start pulse delay	$T_{VE}$	Function of VDL[3..0] settings	16	24	31	HS
Vsync pulse width	$T_{VW}$		1	3	16	Th
Hsync/ Vsync phase shift	$T_{VPD}$		2	320	-	CLK




Figure 2 Horizontal input timing. (HV mode)




Figure 3: Horizontal input timing. (DE mode)




Figure 4: Vertical timing. (HV mode)




Figure 5: Vertical timing. (DE mode)

### 5. Serial Control Interface AC Characteristic

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Serial clock	$T_{SCK}$		320			ns
SCL pulse duty	$T_{SCW}$		40	50	60	%
Serial data setup time	$T_{IST}$		120			ns
Serial data hold time	$T_{IHD}$		120			ns
Serial clock high/low	$T_{SSW}$		120			ns
CSB setup time	$T_{CST}$		120			ns
CSB hold time	$T_{CHD}$		120			ns
Chip select distinguish	$T_{CD}$		1			us
Delay from CSB to VSYNC	$T_{CV}$		1			us





Figure 6 : AC serial interface write mode timing

### 6. Register Information

There is a total of 6 registers each containing several parameters. For a detailed description of the parameters refer to register table. The serial register has read/write function. D[15:12] are the register address, D[11] defines the read or write mode and D[10:0] are the data.



**Figure 7: Serial interface write sequence**

1. At power-on, the default values specified for each parameter are taken.
2. If less than 16-bit data are read during the CS low time period, the data is cancelled.
  - a. The write operation is cancelled.
3. All items are set at the falling edge of the vertical sync, except R0[1:0].
4. When GRB is activated through the serial interface, all registers are cleared, except the GRB value.
5. The register setting values are valid when VCC already goes to high and after VSYNC starts.
6. It is suggested that VSYNC, HSYNC, DCLK always exists in the same time. But if HSYNC, DCLK stops, only VSYNC operating, the register setting is still valid.
7. If the chip goes to standby mode, the register value will still keep. MCU can wake up the chip only by changing standby mode value from low to high.
8. The register setting values are rewritten by the influence of static electricity, a noise, etc. to unsuitable value, incorrect operating may occur. It is suggested that the SPI interface will setup as frequently as possible.

### 7. Register Table (Default Value)

Reg No.	ADDRESS				W	DATA										
	D15	D14	D13	D12		D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1
R0	0	0	0	0	0	(01)		(01)		(1)	U/D (0)	SHL (1)	(1)	(0)	GRB (1)	STB (1)
R1	0	0	0	1	0	X	(01)		VCOM_M (01)		VCOM_LVL (2Fh)					
R2	0	0	1	0	0	X	X	X	HDL(80h)							
R3	0	0	1	1	0	X	X	(0)	(0)	(0)	(0)	(0)	VDL(1000)			
R4	0	1	0	0	0	X	X	(0)	(0)	(00)		(1)	(1111)			
R6	0	1	1	0	0	X	0	EnGB12 (1)	EnGB11 (1)	EnGB10 (1)	(0)	(0)	EnGB5 (1)	EnGB4 (1)	EnGB3 (1)	(0)

X : Reserved, please set to "0".

### 8. Register Description

#### R0 settings

Address	Bit	Description		Default
0000	[10..0]	Bits 10-9	AUO Internal Use	01
		Bits 8-7	AUO Internal Use	01

	Bit6	AUO Internal Use	1
	Bit5 (U/D)	Vertical shift direction selection.	0
	Bit4 (SHL)	Horizontal shift direction selection.	1
	Bit3	AUO Internal Use	1
	Bit2	AUO Internal Use	0
	Bit1 (GRB)	Global reset.	1
	Bit0 (STB)	Standby mode setting.	1

Bit5	U/D function
0	Scan down; First line=Gn → Gn-1 → ... → G2 → Last line=G1. <b>(default)</b>
1	Scan up; First line=G1 → G2 → ... → Gn-1 → Last line=Gn.

Bit4	SHL function
0	Shift left; First data=Y600 → Y601 → ... → Y2 → Last data=Y1.
1	Shift right: First data=Y1 → Y2 → ... → Y600 → Last data=Y600. <b>(default)</b>

Bit1	GRB function
0	The controller is reset. Reset all registers to default value.
1	Normal operation. <b>(default)</b>

Bit0	STB function
0	T-CON, source driver and DC-DC converters are off, and all outputs are High-Z.
1	Normal operation. <b>(default)</b>


### R1 settings

Address	Bit	Description	Default
0001	[9..0]	Bit9-8 AUO Internal Use	01
		Bit7-6 (VCOM_M) VCOM mode signal.	01
		Bit5-0 (VCOM_LVL) VCOM level adjustment. Step 31.25mV/LSB @AVDD=12.5V (AVDD/400)	2Fh

Bit7-6	VCOM_M function.
00	VCOM generator disabled. VCOM is generated externally.
01	VCOM internal reference disabled. DC voltage of VCOM follows VCOMin signal. <b>(default)</b>
1x	VCOM generator enabled. DC voltage of VCOM follows VCOM_LVL settings.

NOTE: Please refer to to Figure40.





Bit5-0	VCOM_LVL function @V1=12.5V
00h	$V_{COM\_LVL} = V1/2 - 47 * 31.25mV = 4.78125V$
01h	$V_{COM\_LVL} = V1/2 - 46 * 31.25mV = 4.8125V$
2Fh	$V_{COM\_LVL} = V1/2 = 6.25V$ (default)
3Eh	$V_{COM\_LVL} = V1/2 + 15 * 31.25mV = 6.71875V$
3Fh	$V_{COM\_LVL} = V1/2 + 16 * 31.25mV = 6.75V$

### R2 settings

Address	Bit	Description	Default
0010	[7..0]	Bit7-0 (HDL) Horizontal start pulse adjustment function	80h

Bit7-0	HDL function.
00h	$T_{HE} = T_{HEtyp} - 128 \text{ CLK period.}$
80h	$T_{HE} = T_{HEtyp}$ (default)
FFh	$T_{HE} = T_{HEtyp} + 127 \text{ CLK period.}$

### R3 settings

Address	Bit	Description	Default
0011	[8..0]	Bit8 AUO Internal Use	0
		Bit7 AUO Internal Use	0

	Bit6	AUO Internal Use	0
	Bit5	AUO Internal Use	0
	Bit4	AUO Internal Use	0
	Bit3-0 (VDL)	Vertical start pulse adjustment function	1000

Bit3-0	VDL function.
0000	$T_{VE} = T_{VEtyp} - 8$ Hs period.
0001	$T_{VE} = T_{VEtyp} - 7$ Hs period.
0010	$T_{VE} = T_{VEtyp} - 6$ Hs period.
0011	$T_{VE} = T_{VEtyp} - 5$ Hs period.
0100	$T_{VE} = T_{VEtyp} - 4$ Hs period.
0101	$T_{VE} = T_{VEtyp} - 3$ Hs period.
0110	$T_{VE} = T_{VEtyp} - 2$ Hs period.
0111	$T_{VE} = T_{VEtyp} - 1$ Hs period.
1000	$T_{VE} = T_{VEtyp}$ <b>(default)</b>
1001	$T_{VE} = T_{VEtyp} + 1$ Hs period.
1010	$T_{VE} = T_{VEtyp} + 2$ Hs period.
1011	$T_{VE} = T_{VEtyp} + 3$ Hs period.
1100	$T_{VE} = T_{VEtyp} + 4$ Hs period.
1101	$T_{VE} = T_{VEtyp} + 5$ Hs period.
1110	$T_{VE} = T_{VEtyp} + 6$ Hs period.
1111	$T_{VE} = T_{VEtyp} + 7$ Hs period.

### R6 settings

Address	Bit	Description		Default
0110	[9..0]	Bit9	AUO Internal Use	0
		Bit8(EnGB12)	Gamma buffer Enable for V9	1
		Bit7(EnGB11)	Gamma buffer Enable for V8	1
		Bit6(EnGB10)	Gamma buffer Enable for V7	1
		Bit5	AUO Internal Use	0
		Bit4	AUO Internal Use	0
		Bit3(EnGB5)	Gamma buffer Enable for V4	1
		Bit2(EnGB4)	Gamma buffer Enable for V3	1
		Bit1(EnGB3)	Gamma buffer Enable for V2	1
		Bit0	AUO Internal Use	0

Bitx	EnGBx function
0	Gamma buffer for VX is disable (High Z).

1	Gamma buffer is enable. VX must be connected externally.
---	----------------------------------------------------------


### 9. Recommended Power On Register Setting

Reg No.	ADDRESS				R/W	DATA										
	D15	D14	D13	D12		D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1
R0	0	0	0	0	0	01		01		1	0	1	0	0	1	1
R1	0	0	0	1	0	0	01		01		2Fh					
R2	0	0	1	0	0	0	0	0	80h							
R3	0	0	1	1	0	0	0	0	0	0	0	0	1000			
R4	0	1	0	0	0	0	0	1	1	00		1	1111			
R6	0	1	1	0	0	0	0	1	1	1	0	0	1	1	1	0




### 10. Application Circuit Example

(Note: for reference only, not limited to this circuit)




ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTONICS CORP.




ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTONICS CORP.

## 11. Recommended Power On/Off Sequence

### Power On Sequence



Power Off Sequence



**G. Optical specification (Note 1, 2)**

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response Time	Rise	$\theta=0^\circ$	-	12	20	ms	Note 3
	Fall		-	18	30		
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 4
Viewing Angle	Top	CR $\square$ 10	30	50	-	deg.	Note 5
	Bottom		50	65	-		
	Left		50	65	-		
	Right		50	65	-		
Transmittance		$\theta=0^\circ$	4.1	4.6	-	%	Note 6
White Chromaticity	X	$\theta=0^\circ$	-0.03		0.03		Note 7
	y	$\theta=0^\circ$	-0.03		0.03		


Note 1: Ambient temperature =25°C .

Note 2: To be measured on the center area of panel with a viewing cone of 1° by Topcon luminance meter BM-7, after 15 minutes operation.

Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from “black” to “white”(falling time) and from “white” to “black”(rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$$



Note 5. Definition of viewing angle,  $\theta$ , Refer to figure as below.



Note 6. Transmission is defined as follow: ( $\theta = 0^\circ$ ).

$$\text{Transmission} = \frac{\text{Photodetector output voltage when measuring the brightness of the LCD panel placed on the light source with no applied voltage}}{\text{Photodetector output voltage when measuring the light source brightness}}$$

Note 7. Chromaticity shift is the difference of those of the light source and the panel place on it. The light source chromaticity is supposed to be ( $x=0.30, y=0.32$ )


## H. Reliability test items(Note 2)

No.	Test items	Conditions	Remark
1	High Temperature Storage	Ta= 70□ 240Hrs	
2	Low Temperature Storage	Ta= -30□ 240Hrs	
3	High Ttemperature Operation	Ta= 60□ 240Hrs	
4	Low Temperature Operation	Ta= -20□ 240Hrs	
5	High Temperature & High Humidity	Ta= 50□. 80% RH 240Hrs	Operation
6	Heat Shock	-10□~60□, 50 cycle, 2Hrs/cycle	Non-operation
7	Electrostatic Discharge	±200V,200pF(0Ω), once for each terminal	Non-operation
8	Vibration	Frequency range : 8~33.3Hz Stoke : 1.3mm Sweep :2.9G ,33.3~400Hz 2 hours for each direction of X,Y,Z 4 hours for Y direction	Non-operation JIS C7021, A-10 condition A : 15 minutes
9	Mechanical Shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (With Carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz -6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (With Carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	


Note 1: Ta: Ambient Temperature.

Note 2: Note 2: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.

## I. Packing Form




MAX. CAPACITY:60 MODULES  
 MAX. WEIGHT:10kg  
 MEAS. 600mmX353mmX210mm




### J. Recommend Gamma Voltage & Resistor (Gamma 2.2)

Gamma 2.2		
	AVDD	
	V1	11
00H	V1	10
10H	V2	8.7
20H	V3	8.1
30H	V4	7.68
3FH	V5	6.8
3FH	V6	4.2
30H	V7	3.32
20H	V8	2.9
10H	V9	2.3
00H	V10	1



### K. Suggestion- System block



According to there are some risks of EMI issue.  
 Please refer to this function block before design.  
 If add SSC (Spread Spectrum Clocking) IC on the clock of system may cause  
 USB abnormal work. Please add USB controller to control USB data.