



## Specifications Approval Sheet

Product Description: 10.2" COLOR TFT-LCD MODULE			
AU Model Name: A102VW01 V7			
Customer Part No:			
Customer Signature	Date	AUO	2006/11/30
		Approved By: 徐萬記	
		Reviewed By: 徐萬記	
		Prepared By: 謝敏男	

Please return one copy with your signature and comments for our confirmation.

AU Optronics Corporation

Tel: +886-3-500-8800

Fax: +886-3-564-5785



Version	1
Total pages	20
Date	2006.11.30

FOR WDE INTERNAL USE ONLY

# Product Specification

## 10.2" color TFT-LCD module

MODEL NAME: A102VW01 V7

- ( ◆ ) Preliminary Specification
- (   ) Final Specification

Note: The content of this specification is subject to change.

© 2005 AU Optronics  
All Rights Reserved,  
Do Not Copy.





**Contents:**

**A. Physical specification** ..... **P3**

**B. Electrical specifications** ..... **P4**

    1. Absolute maximum ratings ..... **P4**

    2. Typical operating conditions ..... **P4**

    3. Current consumption conditions ..... **P4**

    4. Backlight driving conditions ..... **P5**

    5. Timing conditions ..... **P5**

    Pin assignment ..... **P6**

**C. Optical specifications** ..... **P8**

**D. Reliability test items** ..... **P10**

**E. Packing form** ..... **P11**

**Appendix:**

Fig.1 Outline dimension of TFT-LCD module (Front Side).....	<b>P12</b>
Fig.2 Outline dimension of TFT-LCD module (Rear Side)	<b>P13</b>
Fig.3 Operation Mode 1.....	<b>P14</b>
Fig.4 Operation Mode 2.....	<b>P15</b>
Fig.5 Horizontal timing.....	<b>P16</b>
Fig.6 Vertical shift timing	<b>P17</b>
Fig.7 Vertical timing (from up to down)	<b>P18</b>
Fig. 8 Power sequence	<b>P19</b>

FOR WDE INTERNAL USE ONLY

**A. Physical specifications**

NO.	Item	Specification	Remark
1	Display resolution (dot)	800RGB(W)×480(H)	
2	Active area (mm)	222.0(W)×133.2(H)	
3	Screen size (inch)	10.2(Diagonal)	
4	Pixel pitch (mm)	0.0925(W)×0.2775(H)	
5	Color configuration	R. G. B. stripe	
6	Overall dimension (mm)	235.0(W)×145.9(H)×5.9(D)	Note 1
7	Weight (g)	335 ±10	
8	Surface treatment	Anti-Glare	
9	Backlight unit	CCFL	

Note 1: Refer to Fig.1 and Fig.2

FOR WDE INTERNAL USE ONLY

## B. Electrical specifications

### 1. Absolute Maximum Ratings

Items	Symbol	Product Specification			Unit
		Min.	Typ.	Max.	
Power Voltage	Vcc	-0.5		5	V
	AVDD	-0.5		12	V
	VGH	-0.3		18	V
	VGL	-15		0.3	V
	VGH-VGL			33	V
Input Signal Voltage	Vi	-0.3		Vcc+0.3	V
	Vref(V1~V7)	0.4AVDD		AVDD+0.3	V
	Vref(V8~V14)	-0.3		0.6AVDD	V
	Vcom	3.27		3.89	V
Operating Temperature	Topa	-30		85	°C
Storage Temperature	Tstg	-40		85	°C

### 2. Typical operating conditions (GND=AVSS=0V)

Items	Symbol	Product Specification			Unit
		Min.	Typ.	Max.	
Power Voltage	VCC	3.0	3.3	3.6	V
	AVDD	8.2	8.8	9.2	V
	VGH	14	15	16	V
	VCOM	3.3	3.6	3.8	V
	VGL	-6.8	-7.0	-7.2	V
Input Reference Voltage	V1~V7	0.4AVDD	—	AVDD-0.3	V
	V8~V14	0.1	—	0.6AVDD	V
Input H/L level Voltage	VIH	0.8VCC	—	VCC	V
	VIL	0	—	0.2VCC	V

### 3. Current consumption conditions(GND=Avss=0V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Current For Driver	IGH	VGH=15V		50	100	uA
	IGL	VGL=-7V		-0.2	-0.6	mA
	ICC	VCC=3.3V		3.5	5	mA
	IDD	AVDD=8.8V		20	30	mA

#### 4. Backlight driving conditions

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Lamp Life Time	-	-	20,000	30,000	-	Hours
Voltage	$V_L$			770	830	Vrms
Current	$I_L$		5.0	6.5	7.5	mA
Frequency	$F_L$			60	80	KHz
Lamp Start Voltage	$V_s$	T=25°C	1,420			Vrms
		T=0°C	1,850			Vrms
		T=-20°C	1,950			Vrms
		Dark (Note)	1,950			Vrms

The "Lamp life time" is defined as the module brightness decrease to 50% original brightness at  $T_a=25^\circ\text{C}$ ,  $I_L=6\text{mA}$ . The lamp driving voltage is measured from the panel connector site.

Note: In 14lux dark environment after leaving for 24 hours

#### 5. Timing conditions

AC Electrical Characteristics ( $V_{CC}=3.3\text{V}$ ,  $AV_{DD}=8.4\text{V}$ ,  $AV_{SS}=GND=0\text{V}$ ,  $T_A=25^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
CLK frequency (EDGSL = '0')	Fclk		40	44	MHz
CLK frequency (EDGSL = '1')	Fclk		20	22	MHz
CLK pulse width	TCW	40%		60%	Tcph
Data set-up time	Tsu	4			ns
Data hold time	Thd	2			ns
Propagation delay of DIO2/1	Tphl	6	10	15	ns
Time that the last data to LD	Tld	1			Tcw
Pulse width of LD	Twld	2			Tcw
Time that LD to DIO1/2	Tlds	5			Tcw
POL set-up time	Tpsu	6			ns
POL hold time	Tphd	6			ns
CKV pulse width	TCKV	500			ns
STV setup time	TSUV	400			ns
STV hold time	THDV	400			ns
Output stable time	Tst			15	us



## 1.Pin assignment

## TFT-LCD panel driving section

## (1.)FH12-30S-0.5SH(Hirose) — FPC I/O Pin Assignment

Pin no	Symbol	I/O	Description	Remark
1	POL	O	Polarity selection	
2	DIO2	I/O	Vertical start pulse signal input or output	
3	OE	I	Output enable	
4	CPV	I	Vertical clock	
5	DIO1	I	Vertical start pulse signal input or output	
6	GND	P	Power ground	
7	EDGSL	I	Select rising edge or rising/falling edge	
8	VCC	P	Digital voltage for source driver	
9	V9	I	Gamma voltage level 9	
10	VGL	P	Gate OFF voltage	
11	V2	I	Gamma voltage level 2	
12	VGH	P	Gate ON voltage	
13	V6	I	Gamma voltage level 6	
14	U/D	I	Up/down selection	
15	VCOM1	I	Common voltage	
16	GND	P	Power ground	
17	AVDD1	P	Power supply for analog circuit	
18	V14	I	Gamma voltage level 14	
19	V11	I	Gamma voltage level 11	
20	V8	I	Gamma voltage level 8	
21	V5	I	Gamma voltage level 5	
22	V3	I	Gamma voltage level 3	
23	GND	P	Power ground	
24	R5	I	Red data(MSB)	
25	R4	I	Red data	
26	R3	I	Red data	
27	R2	I	Red data	
28	R1	I	Red data	
29	R0	I	Red data(LSB)	
30	GND	P	Power ground	

Pin no	Symbol	I/O	Description	Remark
31	GND	P	Power ground	
32	G5	I	Green data (MSB)	
33	G4	I	Green data	
34	G3	I	Green data	
35	G2	I	Green data	
36	G1	I	Green data	
37	G0	I	Green data (LSB)	
38	STHL	I/O	Horizontal start pulse signal input or output	
39	INV	I	Control signal are inverted by ASIC or not	
40	GND	P	Power ground	
41	DCLK	I	Sample clock	
42	DVDD	P	Voltage for digital circuit	
43	STHR	I/O	Horizontal start pulse signal input or output	
44	LD	I	Latches the polarity of outputs and switches the new data to outputs	
45	B5	I	Blue data (MSB)	
46	B4	I	Blue data	
47	B3	I	Blue data	
48	B2	I	Blue data	
49	B1	I	Blue data	
50	B0	I	Blue data (LSB)	
51	R/L	I	Right/ left selection	
52	V1	I	Gamma voltage level 1	
53	V4	I	Gamma voltage level 4	
54	V7	I	Gamma voltage level 7	
55	V10	I	Gamma voltage level 10	
56	V12	I	Gamma voltage level 12	
57	V13	I	Gamma voltage level 13	
58	AVDD2	P	Voltage for analog circuit	
59	GND	P	Power ground	
60	VCOM2	I	Common voltage	

※I: Input. O: Output. P: Power.

### C. Optical specification (Note 1, Note 2)


Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time	Rise	$\theta = 0^\circ$	-	12	24	ms	Note 3,5
	Fall		-	18	36		
Contrast ratio	CR	At optimized Viewing angle	250	400	-		Note 4, 5
Viewing angle	Top	$CR \geq 10$	40	45	-	deg.	Note 5, 6
	Bottom		55	65	-		
	Left		55	65	-		
	Right		55	65	-		
Brightness	$Y_L$	$I_L = 6.5 \text{ mA}, 25^\circ \text{C}$	330	400	-	nit	Note 7
Luminance Uniformity			70	80	-	%	Note 8
White chromaticity	X	$\theta = 0^\circ$	0.26	0.31	0.36		Note 7
	Y	$\theta = 0^\circ$	0.28	0.33	0.38		

Note 1 : Ambient temperature  $= 25^\circ \text{C}$ , and lamp current  $I_L = 6.5 \text{ mA}$ . To be measured in the dark room. DC/AC inverter driving frequency: 60 kHz.

Note 2 : To be measured on the center area of panel with a viewing cone of  $1^\circ$  by Topcon luminance meter BM-5, after 10 minutes operation.

Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$$


Note 5. The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 6. Definition of viewing angle, Refer to figure as below.



Note 7. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 8. Luminance Uniformity of these 9 points is defined as below:



$$\text{Uniformity} = \frac{\text{Minimum Luminance in 9 points (1-9)}}{\text{Maximum Luminance in 9 Points (1-9)}}$$

**D. Reliability test items (Note 2):**

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 85°C                      240Hrs	
2	Low temperature storage	Ta= -40°C                      240Hrs	
3	High temperature operation	Tp= 85°C                      240Hrs	
4	Low temperature operation	Ta= -30°C                      240Hrs	
5	High temperature and high humidity	Tp= 60°C, 90% RH            240Hrs	Operation
6	Thermal shock	-30°C~85°C/ 100 cycles 1Hrs/cycle	Non-operation
7	Electrostatic discharge	±200V,200pF(0Ω), once for each terminal	Non-operation
8	Vibration	Frequency range : 8~33.3Hz Stoke : 1.3mm Sweep : 2.9G, 33.3 ~ 400Hz Cycle : 15 minutes 2 hours for each direction of X,Z 4 hours for Y direction	JIS D1601, A-10 Condition A
9	Mechanical shock	100G, 6ms, ±X,±Y,±Z 3 times for each direction	JIS C0041, A-7 Condition C
10	Vibration (with carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz -6dB/octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	JIS Z0202


Note1: Ta: Ambient temperature.

Note2: Tp: Panel Surface Temperature


Note3: All the cosmetic specification is judged before the reliability stress.

### E. Packing form

No.	Part Name	Part No.
1	FILM PROTECT	77.10A01.001
2	TAPE CREPED PAPER 40*20MM	80.14B04.003
3	SPEC LABEL 83*9	82.15M03.003
4	TAPE 18MM(W) L133x1	80.13B01.011
5	A/S Bag	79.10B01.002
6	Cushion T/B (EPP)	84.10A01.003
7	Cushion CEN (EPP)	84.10A01.004
8	Cushion L/R (EPP)	84.10A01.005
9	Carton AB	81.10B01.001
10	Label Carton	82.01A04.001




Max. capacity: 30 modules  
 Max. Weight : 13.0kg  
 Carton outline : 448 x 402 x350 mm



This drawing is the property of AU Optronics Corp. and should not be disclosed to any third party without prior permission of AU Optronics Corp.

Fig.1 Outline dimension of TFT-LCD module (Front Side)



**Fig.2 Outline dimension of TFT-LCD module (Rear Side)**






Fig.3 Operation Mode 1




Fig.4 Operation Mode 2







Fig.5 Horizontal timing



**Fig.6 Vertical shift clock timing**



**Fig.7 Vertical timing (from up to down)**



$t_{rvcc} \leq 15\text{ms}$ (From 10%Vcc to 90%Vcc ,when Vcc is low to high)  
 $t_{ravdd} \leq 15\text{ms}$ (From 10%Vavdd to 90%Vcc ,when Vavdd is low to high)  
 $t_{trgh} \leq 15\text{ms}$ (From 10%Vgh to 90%Vcc ,when Vgh is low to high)  
 $t_{trgl} \leq 15\text{ms}$ (From 10%Vgl to 90%Vcc ,when Vgl is low to high)  
 $t_{fvcc} \leq 20\text{ms}$ (From 90%Vcc to 10%Vcc ,when Vcc is high to low)  
 $t_{favdd} \leq 20\text{ms}$ (From 90%Vavdd to 10%Vcc ,when Vavdd is high to low)  
 $t_{fgh} \leq 20\text{ms}$ (From 90%Vgh to 10%Vcc ,when Vgh is high to low)  
 $t_{fgl} \leq 20\text{ms}$ (From 90%Vgl to 10%Vcc ,when Vgl is high to low)  
 $0 \leq t_1 \leq 10\text{ms}$ (From 90%Vcc to 10% Vavdd , when Vcc is low to high)  
 $0 \leq t_2 \leq 10\text{ms}$ (From 90%Vavdd to 10% Vgl , when Vcc is low to high)  
 $0 \leq t_3 \leq 10\text{ms}$ (From 90%Vgl to 10% Vgh , when Vcc is low to high)  
 $0 \leq t_4 \leq 10\text{ms}$ (From 90%Vgh to video signal ,when Vgh is low to high)  
 $0 \leq t_5 \leq 10\text{ms}$ (From video signal 90%Vvgh ,when Vgh is low to high)  
 $0 \leq t_6 \leq 10\text{ms}$ (From 90%Vgh to 90% Vgl ,when Vcc is high to low)  
 $0 \leq t_7 \leq 10\text{ms}$ (From 90%Vgl to 90% Vavdd , when Vcc is high to low)  
 $0 \leq t_8 \leq 10\text{ms}$ (From 90%Vavdd to 90% Vcc , when Vcc is high to low)  
 $t_9 \geq 0.4\text{s}$ (From 10%Vcc is H  $\rightarrow$  L to 10% Vcc is L  $\rightarrow$  H )  
 $0 \leq t_{db} \leq 10\text{ms}$ (From video signal on to backlight on)  
 $0 \leq t_{bd} \leq 10\text{ms}$ (From backlight off to video signal off)

**Fig.8 Power sequence**