AiT Semiconductor Inc. www.ait-ic.com

DESCRIPTION

The A2410 is a 10W (per channel), efficient, class-D audio power amplifier for driving stereo speakers in a single-ended configuration; or a mono speaker in a bridge-tied-load configuration. The gain can be selected to 20, 26, 32, and 36 dB utilizing the GAIN0 and GAIN1 gain select pins.

The efficiency of the A2410 eliminates the need for an external heat sink when playing music.

The A2410 is available in P-TSSOP24 package.

ORDERING INFORMATION

Package TypePackage TypeP-TSSOP24TMXP24A2410TMXP24RP-TSSOP24TMXP24A2410TMXP24VRA2410TMXP24VRV: Halogen Free PackageR: Tape & R: Tap

FEATURES

- Maximum Output
 10W/ch (V_{CC}=24V, R_L=8Ω, THD+N=10%)
- Low THD+N
 (0.06% @ V_{CC} = 24V, R_L=8Ω, P_O=4W, 1kHz)
- Wide Supply Voltage Range : 10V~26V
- Four Selectable, Fixed-Gain Settings (20dB, 26dB, 32dB, 36dB)
- High Efficiency (86%@R_L=8Ω,P₀=4W)
- Over-current and Thermal Protection Function
- Under-voltage & Over-voltage Protection Function
- Operation Temperature Range: -40°C~85°C
- Single-Ended Analog Inputs
- Available in P-TSSOP24 Package

APPLICATION

- Flat Panel Televisions
- Notebook PC
- Powered Speakers

TYPICAL APPLICATION





PIN DESCRIPTION





			AVcc	
10	CAINO	1	Gain select least-significant bit. TTL logic levels with compliance to	
AV _{cc}		I	AV _{CC}	
19,20	AVcc	Р	Analog ground	
21	BSL	I/O	Bootstrap I/O for left channel	
22	Lout	0	Class-D H-bridge positive output for left channel	
23.24	PGNDL	Р	Power ground for left-channel H-bridge	
Thermal pad	Die pad	-	Connect to ground.	



ABSOLUTE MAXIMUM RATINGS

Vcc, AVcc, PVcc, Power supply terminal voltage range	-0.3V to 30V
V _L , SDN, MUTE, GAIN0,GAIN1, Input logic terminal voltage range	-0.3V to AV _{CC} +0.3V
VIN, RIN, LIN, Input analog terminal voltage range	-0.3 to 7
P_{D25} , Allowable dissipation($T_A=25^{\circ}C$)	4.17W
P _{D85} , Allowable dissipation(T _A =85°C)	2.16W
T _A , Operating free-air temperature range	-40°C to 85°C
T _J , Junction temperature range	-40°C to 150°C
T _{STG} , Storage temperature range	-65 to 150°C
R _{L(SE)} , Speaker impedance	3.5Ω
R _{L(BTL)} , Speaker impedance	7Ω
HM,ESD	±2KV
CDM, ESD	±500V

Stress beyond above listed "Absolute Maximum Ratings" may lead permanent damage to the device. These are stress ratings only and operations of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN	MAX	Units
Power supply terminal voltage range (V_{CC})	AV _{CC} , PV _{CC}	10	26	V
Input logic terminal voltage range(VL)	SDN, MUTE, GAIN0, GAIN1	2	AVcc	V
Input analog terminal voltage range(V _{IN})	SDN, MUTE, GAIN0, GAIN1	0	0.8	V
Operating Temperature Range	T _A	-40	85	°C



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
AC CHARACTERISTICS							
Maximum Output nower	Po	THD+N=1%	Vcc = 24V		8		W
Maximum Output power		THD+N=10%	f=1kHz		10		
Total Harmonic Distortion Rate	THD+N	P ₀ =4W, f=lkHz			0.06		%
	PSRR	VRIPPLE=200mVPP	100Hz		-48		
Power supply rejection ratio		Gain=20dB	1kHz		-52		aB
Signal/Noise Ratio (BW:20kHz A-Filter)	SNR	Gain=20dB, Max output at THD+N < 1%, f=1kHz			-92		dB
Output integrated noise		20Hz to 22kHz,			125		μV
floor	V _N	A-weighted filter, Gain=20dB			-78		dBV
Crosstalk	CROSSTALK	Po=1W, f=1kHz, G	ain=20dB		-70		dB
Oscillator frequency	Fsw			250	300	350	KHz
Mute delay	∆t mute	Time from mute input switches high until outputs muted			30		μs
Unmute delay	∆t nmute	Time from mute input switches low until outputs unmated			120		ms
DC CHARACTERISTICS							
Output offset voltage	Vos	V _{IN} =0V, A∨=36dB (measured differentially in BTL)		-50	±7.5	+50	mV
	GAIN	GAIN1=L, GAIN0=L		18	20	22	
Coin		GAIN1=L, GAIN0=H		24	26	28	dB
Gain		GAIN1=H, GAIN0=L		30	32	34	
		GAIN1=H, GAIN0=H		34	36	38	
Quiescent supply current	Icc	SDN=H, MUTE=L, no load			16	30	mA
Quiescent supply current in mute mode	I _{MUTE}	SDN=H, MUTE=H, no load			16		mA
Quiescent supply current in shutdown mode	I _{SD}	SDN=L, no load			0.5	1	mA
Drain-source on-state resistance	Rds(on)				210	450	mΩ

All consifications hale $at V_{aa} = 24 V_{ab} = 80$ T_a = 25°C uplo othonwic -t-d



TYPICAL PERFORMANCE CHARACTERISTICS



2. THD+N VS Po @ V_{CC}=24V, R_L=8 Ω





TEST CIRCUIT



NOTE1: The LPF (shown in figure) is required even if the analyzer has an internal LPF

NOTE2: Capacitors should be placed as close as possible to the pad of the device.

NOTE3: Except for ISD, the test of other parameters should wait the end of start up. The start up time is approximately 180ms.



BLOCK DIAGRAM





DETAILED INFORMATION

Description of operating functions

The A2410 is a 10W (per channel), efficient, class-D audio power amplifier for driving stereo speakers in a single-ended configuration; or a mono speaker in a bridge-tied-load configuration. The gain can be selected to 20, 26, 32, and 36 dB utilizing the GAIN0 and GAIN1 gain select pins.

A2410 is mainly composed of two pseudo-differential Class-D power amplifiers, gain and mute control and auxiliary circuits. Pseudo-differential Class-D power amplifiers is mainly composed of a two-order integrator filter, PWM comparator and Driver. Gain and mute control use external gain adjustment pins to control gain and mute process. The chip implanted a unique POP suppression circuit which smooth change the gain of Class-D power amplifiers to suppress POP sound in the startup, shutdown and unmute process. The auxiliary circuit containing Bandgap, V_{CM}, V_{DD}, V_{CLAMP} Generator, Digital controller, Oscillator, OTP, OCD, UVP and other sub-modules.

Gain Setting via GAIN0 and GAIN1 Inputs and Selection of CIN

The gain can be selected to 20, 26, 32, and 36 dB utilizing the GAIN0 and GAIN1 gain select pins. The gains listed in the following table are realized by changing the taps on the input resistors and feedback resistors inside the amplifier. This causes the input impedance (Z_1) to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance from part-to-part at the same gain may shift by ±20% due to shifts in the actual resistance of the input resistors.

Input capacitor C_I is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. C_I and the input impedance of the amplifier (Z_I) form a high-pass filter. The value of C_I is important, as it directly affects the bass (low-frequency) performance of the circuit. The value of C1 should assure a flat bass response down to 20Hz as following table.

A low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at 2V, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create dc offset voltages, and it is important to ensure that boards are cleaned properly.



GAIN1	GAIN0	Gain	Input Impedance	C _{IN} (Min.)
L	L	20dB	60ΚΩ	0.22µF
L	Н	26dB	30ΚΩ	0.33µF
н	L	32dB	15ΚΩ	0.68µF
Н	Н	36dB	9ΚΩ	1µF

Advised value of C1 is 1µF.

SE and BTL Configuration and the selection of peripheral components

As shown in the following figure, there are two main configurations that may be used. For stereo operation, the A2410 should be configured in a single-ended (SE) half-bridge amplifier. For mono applications, A2410 may be used as a bridge-tied-load (BTL) amplifier. The main difference between the two applications is the external filter is different from the rest of the same peripheral device. The same peripheral components include C_{BYPASS} for hold a common mode voltage, Cs for Power-Supply decoupling, bootstrap capacitors C_{BS}, VCLAMP capacitor C_{VCLAMP}.

The external capacitor CBYP is a critical component and serves several important functions. During start-up or recovery from shutdown mode, CBYP determines the rate at which the amplifier starts. The circuit is designed for a CBYP value of 1µF for best pop performance. A ceramic or tantalum low-ESR capacitor is recommended.

 V_{CC} power supply terminal must be added to 0.1μ F, 1μ F, 10μ F and two 470μ F Cs to ground (placed as close as possible to the device V_{CC} lead works best.) to reduce the impact of power disturbances on the output.

The half H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 220nF ceramic capacitor, rated for at least 25V, must be connected from each output to its corresponding bootstrap input. Specifically, one 220nF capacitor must be connected from L_{OUT} to BSL, and one 220nF capacitor must be connected from R_{OUT} to BSR.

To ensure that the maximum gate-to-source voltage for the NMOS output transistors is not exceeded, an internal regulator clamps the gate voltage. A 1μ F capacitor must be connected from V_{CLAMP} (pin11) to ground and must be rated for at least 16V.

For the best frequency response, a flat-passband output filter (second-order Butterworth) may be used. The output filter components consist of the series inductor and capacitor to ground at the LOUT and ROUT pins. There are several possible configurations, depending on whether the output configuration is single-ended (SE)



or bridge-tied load (BTL). SE single-ended configuration for each channel using a 33µH inductance, a 0.22µF and a 470µF capacitor. The BTL bridge configuration uses two 22µH inductor, two 0.68µF capacitors. NOTICE: in order to ensure the smaller POP-CLICK noise, it is recommended to start the frontend circuit to establish the DC operating point, and then cancel the SHUTDOWN state of A2410.





A2410 Bridge-Tie-Load (BTL) Application Schematic



PACKAGE INFORMATION

Dimension in P-TSSOP24 Package (Unit: mm)



Symbol	Min	Max	
D	7.700	7.900	
D1	3.400	3.600	
E	4.300	4.500	
b	0.190	0.300	
С	0.090	0.200	
E1	6.250	6.550	
A	-	1.100	
A2	0.800	1.000	
A1	0.020	0.150	
е	0.65 (BSC)		
L	0.500	0.700	
Н	0.25(TYP)		
θ	1°	7°	



IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or servere property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.