



Pin Description

Pin No.	Symbol	I/O	Equivalent circuit	Description
1	AGCVTH	—		Reference level variable pin for RF level control. The reference level can be varied by the external resistor.
2	LD	O		APC amplifier output pin.
3	PD	I		APC amplifier input pin.
4 5	PD1 PD2	I I		Inversion input pin for RF I-V amplifiers. Connect these pins to the photodiodes A + C and B + D respectively. The current is supplied.
6	V <sub>EE</sub>	—		V <sub>EE</sub> pin.

Pin No.	Symbol	I/O	Equivalent circuit	Description
7 8	F E	I I		<p>Inversion input pin for F and E I-V amplifiers. Connect these pins to the photodiodes F and E respectively. The current is supplied.</p>
9	EI	—		<p>Gain adjustment pin for I-V amplifier.</p>
10	VC	O		<p>DC voltage output pin of <math>(V_{CC} + V_{EE})/2</math>. Connect to GND for <math>\pm 1.75</math> power supply; connect a smoothing capacitor for single +3.5V power supply.</p>
11	TE	O		<p>Tracking error amplifier output pin. E-F signal is output.</p>


Pin No.	Symbol	I/O	Equivalent circuit	Description
12	FE_BIAS	I		Bias adjustment pin for inverted side of focus error amplifier.
13	FE	O		Focus error amplifier output pin.
14	RFM	I		RF amplifier inverted side input pin. RF amplifier gain is determined by the resistor connected between this pin and RFO pin.
15	RF O	O		RF amplifier output pin.

Pin No.	Symbol	I/O	Equivalent circuit	Description
16	RF I	I		The RF amplifier output RFO is input with its capacitance coupled.
17	RFTC	—		External time-constant pin for RF level control.
18	AGCCONT	I		RF level control ON (limit level of 50%/30%)/OFF switching pin. OFF for V <sub>CC</sub> , 30% for open or V <sub>C</sub> and 50% for V <sub>EE</sub> .
19	LD <sub>ON</sub>	I		APC amplifier ON/OFF switching pin. OFF for V <sub>CC</sub> and ON for V <sub>EE</sub> .
20	V <sub>CC</sub>			V <sub>CC</sub> pin.





Electrical Characteristics Measurement Circuit




www.DataSheet4U.com



**Description of Functions**

**RF Amplifier**

The photodiode current input to the input pins (PD1, PD2) are current-to-voltage (I-V) converted by the equivalent resistance of 58kΩ at PD I-V amplifiers, respectively. The signal is added by the RF summing amplifier and then the I-V converted output voltage of the photodiode (A + B + C + D) is output to RFO pin. This pin is used check the eye pattern.




The frequency response of the RF output signal can be equalized by adding the capacitance (Cp) to RFI pin. The low frequency component of the RFO output voltage is as follows;

$$V_{RFO} = -2.75 \times (V_A + V_B)$$

$$= 159.5k\Omega \times (i_{PD1} + i_{PD2})$$

**Focus Error Amplifier**

The difference between the RF I-V amplifier output VA and VB is obtained and the I-V converted voltage of the photodiode (A + C – B – D) is output.




The FE output voltage (low frequency) is as follows;

$$V_{FE} = 5.4 \times (V_A - V_B)$$

$$= (i_{PD2} - i_{PD1}) \times 315k\Omega$$

**Tracking Error Amplifier**

Each signal current from the photodiodes E and F is I-V converted and input to Pins 7 and 8 via a resistor which determines the gain. The signal is amplified by the gain amplifier, operated by the tracking error amplifier and then the (F-E) signal is output to Pin 11.



The balance adjustment is performed by varying the combined resistance value of the feedback resistors, which are T type-configured at the E I-V amplifier, by using the external resistance value of EI pin.

www.DataSheet4U.com F I-V amplifier feedback resistance value =  $R_{F1} + R_{F2} + \frac{R_{F1} \times R_{F2}}{R_{F3}} = 403k\Omega$


E I-V amplifier feedback resistance value =  $(R_{E1} // R_1) + R_{E2} + \frac{(R_{E1} // R_1) \times R_{E2}}{(R_{E3} // R_2)}$

Leave EI pin open when the balance adjustment is not executed in this IC.


The gain for F I-V and E I-V amplifiers becomes the same when EI pin is left open.

**Center Voltage Generation Circuit**

This circuit provides the center potential when this IC is used at single power supply. The maximum current is approximately  $\pm 3\text{mA}$ . The output impedance is approximately  $50\Omega$ .



**APC & Laser Power Control**




www.DataSheet4U.com

**• APC**

When the laser diode is driven by a constant current, the optical power output has extremely large negative temperature characteristics. The APC circuit is used to maintain the optical power output at a constant level. The laser diode current is controlled according to the monitor photo diode output. APC is set to ON by connecting the LD\_ON pin to Vcc; OFF by connecting it to VEE.


**Application Circuit**

- For single power supply +3.5V



- For dual power supply ±1.75V

www.DataSheet4U.com



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

### • LASER POWER CONTROL (LPC)

The RF level is stabilized by attaching an offset to the APC VL and controlling the laser power in sync with the RF level fluctuations.

The RF O and RF I levels are compared and the larger of the two is smoothed by the RFTC's external CR.

This signal is then compared with the reference level.

The laser power is controlled by attaching an offset to VL according to the results of comparison with the reference level.

Set the reference level to 670mV. (center voltage reference)

When the reference level is changed, connect the external resistor to the AGCVTH pin (Pin 1). The reference level can be lowered by connecting the resistor between Pin 1 and the center output voltage or between Pin 20 and Vcc.

The AGCCONT pin (pin 18) is used to switch the level of the laser power control circuit; OFF, ON (laser power limit of 30%) and ON (laser power limit of 50%)

**Note)** For the laser power limit, 50% is recommended for PD IC; 30% for LC.

AGCCONT	LPC	LPC limit	VL variable range
H (Vcc)	OFF	—	Approximately 1.27V
M (VC or OPEN)	ON	30%	Approximately 1.27V ± 350mV
L (VEE)	ON	50%	Approximately 1.27V ± 570mV

## Notes on Operation

### 1. Power supply

The CXA2550M/N can be used either at dual power supply or single power supply. The table below shows the connection of power supply for each case.

	Vcc	VEE	VC
Dual power supply	+power supply	-power supply	GND
Single power supply	Power supply	GND	OPEN

### 2. RF amplifier

In this circuit, the IC internal phase compensation value is set so as to support the voltage output-type pickup. Therefore, when the current output-type pickup is used, the capacitance of optical pickup and leads etc. are attached to PD1 and PD2 pins and oscillation may occur.

### 3. laser power control

The RF level is stabilized by attaching an offset to the APC VL and controlling the laser power in sync with the RF level fluctuations. Therefore, use this circuit in the state where the focus servo is applied.

The laser life is shortened by increasing the laser power when the less light is reflected from the disc. It is recommended that the typical laser power value is set lower to maintain the laser life.


Take care of the laser maximum ratings when using the laser power control circuit.

Package Outline

Unit: mm

CXA2550M

20PIN SOP (PLASTIC) 300mil



SONY CODE	SOP-20P-L01
EIAJ CODE	+SOP020-P-0300-A
JEDEC CODE	


PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY / PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE WEIGHT	0.3g

SCT Ass'y

20PIN SOP (PLASTIC) 300mil

www.DataSheet4U.com



SONY CODE	SOP-20P-L01
EIAJ CODE	+SOP020-P-0300-A
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY / PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE WEIGHT	0.3g


LEAD PLATING SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18μm

Package Outline Unit: mm

CXA2550N

20PIN SSOP (PLASTIC)



DETAIL B : PALLADIUM

NOTE: Dimension "\*" does not include mold protrusion.

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	PALLADIUM PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.1g

SONY CODE	SSOP-20P-L01
EIAJ CODE	SSOP020-P-0044
JEDEC CODE	_____