

# A25L16P Series

# 16 Mbit, Low Voltage, Serial Flash Memory

# Preliminary

# With 85MHz SPI Bus Interface

# **Document Title**

# 16 Mbit, Low Voltage, Serial Flash Memory With 85MHz SPI Bus Interface

# **Revision History**

<u>Rev. No.</u>	<u>History</u>	Issue Date	<u>Remark</u>
0.0	Initial issue	March 10, 2006	Preliminary
0.1	Change part no. from A25L160P to A25L16P	March 23, 2006	
0.2	Change the frequency to 70 MHz	March 27, 2006	
	Add the Fast Read Dual Input-Output Mode		
0.3	Add QFN 8L (5 x 6mm) package type	April 20, 2006	
0.4	Top or bottom boot block configuration available	December 5, 2006	
0.5	Change the frequency to 85 MHz	February 6, 2007	
	Remove the REMS mode		
	Correct the A25LPT memory organization of Table 2-1		
	Reduce the options of protected area size to all sectors		
	protected and all sectors unprotected		
	Modify the lcc1 and lcc3 of Table 10		
	Modify the tw and the of Table 11		
0.6	Add transient voltage (<20ns) on any pin to ground potential spec.	April 24, 2007	



# A25L16P Series

# 16 Mbit, Low Voltage, Serial Flash Memory

# Preliminary

#### FEATURES

- 16 Mbit of Flash Memory
- Flexible Sector Architecture (4/4/8/16/32)KB/64x31 KB
- Bulk Erase (16 Mbit) in 20s (typical)
- Sector Erase (512 Kbit) in 1s (typical)
- Page Program (up to 256 Bytes) in 1.5ms (typical)
- 2.7 to 3.6V Single Supply Voltage
- SPI Bus Compatible Serial Interface
- 85MHz Clock Rate (maximum)
- Fast Read Dual Operation Instruction (3Bh/BBh)
- Deep Power-down Mode 1µA (typical)
- Top or Bottom Boot Block Configuration Available
- Electronic Signature
  - JEDEC Standard Two-Byte Signature (2015h, Bottom; or 2025, Top)
  - RES Instruction, One-Byte, Signature (14h)
- Package Options
  - 8-pin SOP (209mil), 16-pin SOP, or 8-pin QFN
  - All Pb-free (Lead-free) products are ROHS complaint

#### GENERAL DESCRIPTION

The A25L16P is a 16 Mb it  $(2M \times 8)$  S erial F lash Memory, with advanced write protection mechanisms, accessed by a high speed SPI-compatible bus.

With 85MHz SPI Bus Interface


The memory can be pro grammed 1 to 256 b ytes at a time, using the Page Program instruction.

The memory is organized as 32 sectors, each containing 256 pages. Each page is 25 6 b ytes wide. T hus, the whole memory c an be vie wed as consisting of 8192 pages, or 2,097,152 bytes.

The whole m emory can be erase d usi ng the Bulk Er ase instruction, or a sector at a time, using the Sector Eras e instruction.


#### **Pin Configurations**

#### SO8 Connections




A	25L16P
HOLD [] 1 V <sub>cc</sub> [] 2 DU [] 3 DU [] 4 DU [] 5 DU [] 6 S [] 7 DO [] 8	14 DU 13 DU 12 DU 11 DU 11 DU 10 V <sub>ss</sub>

SO16 Connections




#### QFN8 Connections





## **Block Diagram**




#### **Pin Descriptions**

Pin No.	Description
С	Serial Clock
DIO	Serial Data Input <sup>1</sup>
DO	Serial Data Output <sup>2</sup>
Ŝ	Chip Select
W	Write Protect
HOLD	Hold
Vcc	Supply Voltage
Vss	Ground

Notes:

- 1. The DIO is also used as an output pin when the Fast Read Dual Output instruction and the Fast Read Dual Input-Output instruction are executed.
- 2. The DO is also used as an input pin when the Fast Read Dual Input-Output instruction is executed.

Logic Symbol







#### SIGNAL DESCRIPTION

**Serial Data Output (DO).** This output signa I is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

The DO pin is also used as an input pin when the Fast Read Dual Input-Output Function is executed.

**Serial Data Input / Output (DIO).** This input signal is used to transfer data s erially into the device. It receives instructions, addresses, and the data to be program med. Values are latched on the rising edge of Serial Clock (C).

The DIO pin i s also us ed as an o utput pin when the F ast Read Dual Output function and Fast Read Dual Input-Output function are executed.

**Serial Clock (C).** This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data In put (DIO) are latched on the rising edge of Serial Clock (C). Data on S erial Data Output (DO) changes after the falling edge of Serial Clock (C).

**Chip Select (** $\overline{S}$ **).** When this in put signal is Hi gh, the device is dese lected and S erial Data Output (DO) is at hi gh impedance. Unless a n inter nal Pro gram, Erase or W rite

#### **SPI MODES**

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:

– CPOL=0, CPHA=0
– CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from

Status Register cycle is in progress, the device will be in the Standby mode (this is not the Deep Power-down mode). Driving Chip Select  $(\overline{S})$  Low enables the device, placing it in the active power mode.

After Power-up, a falling edge on Chip Select ( $\overline{S}$ ) is required prior to the start of any instruction.

**Hold** ( $\overline{\text{HOLD}}$ ). The Hold ( $\overline{\text{HOLD}}$ ) signal is used to pause any seri al c ommunications with the device without deselecting the device.

During the Ho Id con dition, the Serial Data Output (DO) is high im pedance, and Seria I Data Input (DIO) and Serial Clock (C) are Don't Car e. To start the Hold cond ition, the device must be selected, with Chip Select ( $\overline{S}$ ) driven Low.

Write Protect ( $\overline{W}$ ). The main purpose of this input signal is to freeze the size of the area of memory that is protected against program or erase i nstructions (as specified by the values in the BP2, BP1 and BP0 bits of the Status Register).

the falling edge of Serial Clock (C).


The difference between the two modes, as shown in Figure 2, is the clock polarity when the bus master is in Stand-by mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)

- C remains at 1 for (CPOL=1, CPHA=1)




## Figure 1. Bus Master and Memory Devices on the SPI Bus



Note: The Write Protect ( $\overline{W}$ ) and Hold ( $\overline{HOLD}$ ) signals should be driven, High or Low as appropriate.

### Figure 2. SPI Modes Supported





#### **OPERATING FEATURES**

#### **Page Programming**

To program one data b yte, t wo instructions are require d: Write Enabl e (W REN), which is on e b yte, and a P age Program (PP) sequ ence, which consists of four b ytes p lus data. T his is followed b y th e interna I Program c ycle (of duration  $t_{PP}$ ).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 t o 0), provided that the y I ie in c onsecutive addresses on the same page of memory.

#### Sector Erase and Bulk Erase

The Page Program (PP) instruction all ows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been er ased to all 1s (F Fh). This can be achieved, a sector at a time, using the S ector Erase (SE) instruction, or t hroughout the entire memory, using the Bulk Erase (BE) instruction. This starts an internal Erase cycle (of duration  $t_{SE}$  or  $t_{BE}$ ).

The Erase instruction must b e preceded by a W rite Enable (WREN) instruction.

#### Polling During a Write, Program or Erase Cycle

A further improvement in the time to W rite Status Register (WRSR), Program (PP) or Erase (SE or BE) can be achieved by not waiting for the worst case delay ( $t_W$ ,  $t_{PP}$ ,  $t_{SE}$ , or  $t_{BE}$ ). The W rite In Progress (W IP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous W rite cycle, Program cycle or Erase cycle is complete.

# Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select ( $\overline{S}$ ) is Low, the device is enabled, and in the Active Power mode.

When C hip S elect ( $\overline{S}$ ) is High, the dev ice is disabled, but could r emain in the Active Power mode until al l inter nal cycles have completed (Program, Erase , W rite Statu s Register). The device the n g oes in to the Stand-by P ower mode. The device consumption drops to lcc1.

The Deep Po wer-down mod e is entere d when the sp ecific instruction (the Enter De ep Po wer-down Mode (D P) instruction) is execute d. The dev ice co nsumption dr ops further to Icc2. The device remains in this mode until another specific instruction (the Re lease from De ep Po wer-down Mode and Read Electronic Signature (RES) instruction) is executed.

All other instru ctions are ign ored while the device is in the Deep P ower-down mo de. T his can b e us ed as a n e xtra software prot ection mech anism, when the device is not in active use, to protect the dev ice from i nadvertent W rite, Program or Erase instructions.

# A25L16P Series

#### **Status Register**

The Status Register conta ins a number of status and control bits that can be read or set (as appropri ate) by specific instructions.

**WIP bit.** The Write In Progress (W IP) bit indicat es whether the memory is busy with a Write Status Register, Program or Erase cycle.

**WEL b** it. The W rite Enable Latch (W EL) bit ind icates th e status of the internal Write Enable Latch, **BP2**, **BP1**, and BP0 bits. The Block Protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions.

**SRWD bit.** The Status Register Write Disable (SRWD) bit is operated in co njunction with the Write Protect ( $\overline{W}$ ) signal.

The Status Register Write Disable (SRWD) bit and Write Protect ( $\overline{W}$ ) signal allow the device to b e put in the

Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (S RWD, BP2, BP 1, BP0) become read-only bits.

#### **Protection Modes**

The environm ents where n on-volatile mem ory devices ar e used can be very noisy. No SPI device can operate correctly in the presence of excess ive noise. To help combat this, the A25L16P boasts the following data protection mechanisms:

- Power-On Reset and an internal timer (t<sub>PUW</sub>) can provide protection against inadv ertant changes while the power supply is outside the operating specification.
- Program, Erase and W rite Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eig ht, before the y are accepted for execution.
- All instructions that modi fy data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
  - Po wer-up
  - Write Disable (WRDI) instruction completion
  - Write Status Register (WRSR) instruction completion
  - Page Program (PP) instruction completion
  - Sector Erase (SE) instruction completion
  - Bulk Erase (BE) instruction completion
- The Write Protect ( W) sign al allows the Block Protect (BP2, BP1, BP0) bits an d Status Reg ister Write Disable (SRWD) bit to be protected. T his is the Hard ware Protected Mode (HPM).
- In additi on to the lo w p ower consumption feature, the Deep Power-down mode offers extra software protection from inadvertant W rite, Program and Erase instructions, as all instruct ions are i gnored e xcept o ne particu lar instruction (the Re lease from Deep Po wer-down instruction).

#### A25L16PT Top Boot Block

Status Register Content Memory Content		Content			
BP2 Bit	BP1 Bit	BP0 Bit	Protected Area Unprotected Area		
0	0	0	none	All sectors <sup>1</sup> (32 sectors: 0 to 31)	
1	1	1	All sectors (32 sectors: 0 to 31)	none	

Note: 1. The device is ready to accept a Bulk Erase instruction if, and only if, all Block Protect (BP2, BP1, BP0) are 0. 2. The sector 31 include sector 31-0, sector 31-1, sector 31-2, sector 31-3 and sector 31-4.

#### A25L16PU Bottom Boot Block

Status Register Content		ontent	Memory Content		
BP2 Bit	BP1 Bit	BP0 Bit	Protected Area Unprotected Area		
0	0	0	none	All sectors <sup>1</sup> (32 sectors: 0 to 31)	
1	1	1	All sectors (32 sectors: 0 to 31)	none	

Note: 1. The device is ready to accept a Bulk Erase instruction if, and only if, all Block Protect (BP2, BP1, BP0) are 0. 2. The sector 0 include sector 0-0, sector 0-1, sector 0-2, sector 0-3 and sector 0-4.

#### Hold Condition

The Hold (  $\overline{\text{HOLD}}$ ) signal is use d to pause any serial communications with the device without resetting the clocking sequence. However, taking this signal Low does not terminate any Write Status Register, Program or Erase cycle that is currently in progress.

To enter the Hold c ondition, the device must be sel ected, with Chip Select  $(\overline{S})$  Low.

The Hold con dition starts on the fall ing edge of the Hold  $(\overline{HOLD})$  signal, provided that this coincides with Serial Clock (C) being Low (as shown in Figure 3.).

The Hold condition e nds on the rising e dge of the Hold

 $(\overline{\text{HOLD}})$  signal, provided that this coincides with Serial Clock (C) being Low.

If the falling edge does not coinci de with Serial Clock (C) being L ow, the Ho ld c ondition starts af ter Seria I Cl ock (C) next goes Low. Similarly, if the rising edge does not coincide


with Serial Clock (C) being Low, the H old condition ends after Serial Clock (C) next goes Low. This is shown in Figure 3.

During the Ho Id con dition, the Serial Dat a Output (DO) is high im pedance, and Seria I Data Input (DIO) and Serial Clock (C) are Don't Care.

Normally, the device is kept selected, with Chip Select ( $\overline{S}$ ) driven Low, for the whole duration of the Hold condition. This is to e nsure t hat the stat e of the i nternal log ic rema ins unchanged from the moment of entering the Hold condition.

If Chip Select ( $\overline{S}$ ) goes High while the device is in the Hold condition, this has the effect of resetting the internal logic of the device. To restart communication with the device, it is necessary to drive Hold ( $\overline{HOLD}$ ) High, and then to drive Chip Select ( $\overline{S}$ ) Lo w. T his prevents the devi ce from going back to the Hold condition.

#### Figure 3. Hold Condition Activation



## MEMORY ORGANIZATION

The memory is organized as:

- 2,097,152 bytes (8 bits each)
- 32 sectors (one (4/4/8/16/3 2) Kb ytes & 64 x31 Kb ytes each)
- 8192 pages (256 bytes each).

### Table 2-1. A25L16PT Memory Organization

Sector	Sector Size (Kbytes)	Address Range		
31-4 4		1FF000h	1FFFFh	
31-4 4		1FE000h	1FEFFFh	
31-2 8		1FC000h	1FDFFFh	
31-1 1	6	1F8000h	1FBFFFh	
31-0 3	2	1F0000h	1F7FFFh	
30 64		1E0000h	1EFFFFh	
29 6	4	1D0000h	1DFFFFh	
28 6	4	1C0000h	1CFFFFh	
27 64		1B0000h	1BFFFFh	
26 64		1A0000h	1AFFFFh	
25 6	4	190000h	19FFFFh	
24 6	4	180000h	18FFFFh	
23 6	4	170000h	17FFFFh	
22 6	4	160000h	16FFFh	
21 6	4	150000h	15FFFFh	
20 6	4	140000h	14FFFFh	
19 6	4	130000h	13FFFFh	
18 6	4	120000h	12FFFFh	
17 6	4	110000h	11FFFFh	
16 6	4	100000h	10FFFFh	
15 64		F0000h	FFFFh	
14 6	4	E0000h	EFFFFh	
13 6	4	D0000h	DFFFFh	
12 6	4	C0000h	CFFFFh	
11 6	4	B0000h	BFFFFh	
10 6	4	A0000h	AFFFFh	
9 64		90000h	9FFFFh	
8 64		80000h	8FFFFh	
7 64		70000h	7FFFFh	
6 64		60000h	6FFFFh	
5 64		50000h	5FFFFh	
4 64		40000h	4FFFFh	
3 64		30000h	3FFFFh	
2 64		20000h	2FFFh	
1 64		10000h	1FFFFh	
0 64		00000h	0FFFFh	

Each page can be in dividually programmed (bits are programmed from 1 to 0). The device is Sector or Bulk Erasable (bits are erased from 0 to 1) but not Page Erasable.



# Table 2-2. A25L16PU Memory Organization

Sector	Sector Size (Kbytes)	Address	s Range
31 64		1F0000h	1FFFFh
30 64		1E0000h	1EFFFh
29 64		1D0000h	1DFFFFh
28 64		1C0000h	1CFFFFh
27 64		1B0000h	1BFFFFh
26 64		1A0000h	1AFFFFh
25 64		190000h	19FFFFh
24 64		180000h	18FFFFh
23 64		170000h	17FFFFh
22 64		160000h	16FFFFh
21 64		150000h	15FFFFh
20 64		140000h	14FFFFh
19 64		130000h	13FFFFh
18 64		120000h	12FFFFh
17 64		110000h	11FFFFh
16 64		100000h	10FFFFh
15 64		F0000h	FFFFh
14 64		E0000h	EFFFFh
13 64		D0000h	DFFFFh
12 64		C0000h	CFFFFh
11 64		B0000h	BFFFFh
10 64		A0000h	AFFFh
9 64		90000h	9FFFh
8 64		80000h	8FFFFh
7 64		70000h	7FFFh
6 64		60000h	6FFFh
5 64		50000h	5FFFh
4 64		40000h	4FFFFh
3 64		30000h	3FFFFh
2 64		20000h	2FFFh
1 64		10000h	1FFFh
0-4 32		08000h	0FFFFh
0-3 16		04000h	07FFFh
0-2 8		02000h	03FFFh
0-1 4		01000h	01FFFh
0-0 4		00000h	00FFFh





#### INSTRUCTIONS

All instructions, addresses and data are shifted in and out of the device, most significant bit first.

Serial Data Input (DIO) is sampled on the first rising edge of Serial Clock (C) after Chip Select ( $\overline{S}$ ) is driven Lo w. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Se rial Data Input (DIO), each bit being latched on the rising edges of Serial Clock (C).

The instruction set is listed in Table 3.

Every instruction sequence starts with a on e-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none.

In the case of a Rea d Data Bytes (READ), Read Data Bytes at Higher Speed (Fast\_Read), Read Status Register (RDSR) or Rele ase from Deep Po wer-down, Read Dev ice Identification and Read Elec tronic Sign ature (RES) instruction, the shifted-in instruction sequence is follo wed by a data- out sequence. Chi p S elect ( $\overline{S}$ ) can b e drive n H igh

after any bit of the data-out sequence is being shifted out. In the case of a Page Program (PP), Sector Erase (SE), Bulk Erase (BE), Write Status Register (W RSR), W rite En able (WREN), W rite Disable (W RDI) or Deep Po wer-down (D P) instruction, Chip Select ( $\overline{S}$ ) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select ( $\overline{S}$ ) must driven High when the number of clock pulses after Chip Select ( $\overline{S}$ ) being driven Low is an exact multiple of eight.

All attempts to access the me mory array during a Write Status Registe r cy cle, Progr am c ycle or Erase c ycle a re ignored, an d the interna I W rite Status Register c ycle, Program cycle or Erase cycle continues unaffected.

Instruction	Description	One-by Instruction		Address Bytes	Dummy Bytes	Data Bytes
WREN	Write Enable	0000 0110	06h	0	0	0
WRDI	Write Disable	0000 0100	04h	0	0	0
RDSR	Read Status Register	0000 0101	05h	0	0	1 to ∞
WRSR	Write Status Register	0000 0001	01h	0	0	1
READ	Read Data Bytes	0000 0011	03h	3	0	1 to ∞
FAST_READ	Read Data Bytes at Higher Speed	0000 1011	0Bh	3	1	1 to ∞
FAST_READ_DUAL _OUTPUT	Read Data Bytes at Hig her Speed b y Dual Output <sup>(1)</sup>	00111011 38	Зh	3	1	1 to ∞
FAST_READ_DUAL _INPUT-OUTPUT	Read Data Bytes at Hig her Speed b y Dual Input and Dual Output <sup>(1)</sup>	10111011 BI	Bh	3 <sup>(2)</sup>	1 <sup>(2)</sup> 1	to ∞
PP	Page Program	0000 0010	02h	3	0	1 to 256
SE	Sector Erase	1101 1000	D8h	3	0	0
		1100 0111	C7h			
BE Bulk	Erase	or 01100000	or 60h	0 0		0
DP	Deep Power-down	1011 1001	B9h	0	0	0
RDID	Read Device Identification	1001 1111	9Fh	0	0	1 to 4
RES	Release from Deep Po wer-down, an d Read Electronic Signature	1010 1011	ABh	03		1 to ∞
	Release from Deep Power-down			0 0		0

#### **Table 3. Instruction Set**

Note: (1) DIO = (D6, D4, D2, D0)

DO = (D7, D5, D3, D1)

(2) Dual Input, DIO = (A22, A20, A18, ....., A6, A4, A2, A0) DO = (A23, A21, A19, ...., A7, A5, A3, A1)




#### Write Enable (WREN)

The W rite Enable (W REN) instruction (F igure 4.) sets the Write Enable Latch (WEL) bit.

The Write Enable Latch (WEL) bit must be set prior to ever y Page Program (PP), Sector Erase (SE), Bulk Erase (BE) and Write Status Register (WRSR) instruction.

#### Figure 4. Write Enable (WREN) Instruction Sequence



#### Write Disable (WRDI)

The Write Disable (W RDI) instruction (Figure 5.) resets the Write Enable Latch (WEL) bit.

The W rite Disable (W RDI) i nstruction is e ntered by driving

Chip Select ( $^{S}$ ) Low, sending the instruction code, and then driving Chip The Write Enable Latch (WEL) bit is reset under the following conditions:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion


The Write Enable (WREN) in struction is ent ered by driving

Chip Select ( $\overline{S}$ ) Low, sending the instruction code, and then

driving Chip Select ( $\overline{S}$ ) High.

- Page Program (PP) instruction completion
- Sector Erase (SE) instruction completion
- Bulk Erase (BE) instruction completion

#### Figure 5. Write Disable (WRDI) Instruction Sequence






#### Read Status Register (RDSR)

The Read Status Register (RDS R) instruction al lows the Status Register to be read. The Status Register may be read at an y time, e ven while a P rogram, Erase or W rite Status Register cycle is in progress. When one of these cycles is in progress, it is recommen ded to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also p ossible t o read th e Stat us Register continuously, as shown in Figure 6.

#### Table 4. Status Register Format



The status and contro I bits of the Status Register are a s follows:


**WIP bit.** The Write In Progress (W IP) bit indicat es whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

WEL b it. The W rite Enable Latch (W EL) bit ind icates the

status of the in ternal Write Enable Latch. When set to 1 th e internal Write Enable Latch is set, when set to 0 the inter nal Write Enable Latch is r eset and no Write Status Reg ister, Program or Erase instruction is accepted.

**BP2, BP1, BP0 bits.** The Block Protect (BP2, BP1, BP0) bits are no n-volatile. They d efine the size of the area to be software prote cted aga inst Program and Erase instructi ons. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP2, BP1, BP0) bits is set to 1, the relev ant memory area (as defined in Table 1.) bec omes protected ag ainst P age Program (P P) and Sector Erase (SE) instructions. The Block Protect (BP2, BP1, BP0) bit s can b e written provided that the Har dware Protected mod e has n ot be en set. T he Bulk Erase (B E) instruction is executed if, and only if, both Block Protect (BP2, BP1, BP0) bits are 0.

**SRWD bit.** The Status Register Write Disable (SRWD) bit is operated in co njunction with the Write Protect ( $\overline{W}$ ) signal. The Status Register Write Disable (SRWD) bit and Write Protect ( $\overline{W}$ ) signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1, and Write Protect ( $\overline{W}$ ) is driven Low). In this mode, the non- volatile bits of the Status Register (SRWD, BP2, BP1, BP0) become read-only bits and the W rite Status Reg ister (WRSR) instruction is n o lo nger accepted for execution.



#### Figure 6. Read Status Register (RDSR) Instruction Sequence and Data-Out Sequence

AMIC

#### Write Status Register (WRSR)

The Write Sta tus Register (W RSR) instruction al lows n ew values to b e written to the Stat us Register. Before it can b e accepted, a W rite Enable (W REN) instruction n must previously h ave be en e xecuted. After the W rite Enable (WREN) instruction has been dec oded and e xecuted, th e device sets the Write Enable Latch (WEL).

The Write Status Register (W RSR) instruction is entered by

driving Chip Select ( $\overline{S}$ ) Low, followed by the instruction code and the data byte on Serial Data Input (DIO).

The instruction sequence is shown in F igure 7. T he W rite Status Register (WRSR) instruction has no effect on b6, b5, b1 and b0 of the Status Register. b6 and b5 are always read as 0.

Chip Select ( $\overline{S}$ ) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as


Chip Select (S) is driven Hig h, the self-timed Write Status Register cycle (whose duration is  $t_{W}$ ) is initiated. While the

Write Status Register c ycle is in progre ss, the Statu s Register may still be re ad to check the value of the Write In Progress (W IP) bit. The Write In Progress (W IP) bit is 1 during the self-timed W rite S tatus Register c ycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The W rite Status Regist er (W RSR) instruction al lows the user to change the values of the Block Protect (BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 1. The W rite Status Register (W RSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in

accordance with the W rite Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect ( $\overline{W}$ ) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

#### Figure 7. Write Status Register (WRSR) Instruction Sequence





#### **Table 5. Protection Modes**

w	SRWD	Mada	Write Protection of the	Memory Content	
Signal	Bit	Mode	Status Register	Protected Area <sup>1</sup>	Unprotected Area <sup>1</sup>
1	0		Status Register is Writable (if the		
0	•	Software Protected (SPM)	WREN instruction has set the WEL bit) The values in the SRWD, BP2, BP1 and BP0 bits	Protected against Page Program, Sector Erase and Bulk Erase	Ready to accept Page Program and Sector Erase instructions
1	1	(21.11)	can be changed		
0 1		Hardware Protected (HPM)	Status Register is Hardware write protected The values in the SRWD, BP2, BP1 and BP0 bits cannot be changed	Protected against Page Program, Sector Erase and Bulk Erase	Ready to accept Page Program and Sector Erase instructions

Note: 1. As defined by the values in the Block Protect (BP2, BP1, BP0) bits of the Status Register, as shown in Table 1.

The protection features of the device are summarized in Table 5.

When the Status Regist er Write Disable (S RWD) bit of the Status Register is 0 (its initial delivery state), it is possible t o write to the Status Regist er provided that the W rite Enable Latch (W EL) bit has previo usly been set b y a W rite Enable (WREN) in struction, regardless of the whether Write Protect  $(\overline{W})$  is driven High or Low.

When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two cases need to be considered, depending on the state of Write Protect ( $\overline{W}$ ):

- If Write Protect (W) is driven Hi gh, it is possible to write to the Status Register provided that the Write Enable Latch (W EL) bit has previously be enset by a Write Enable (WREN) instruction.
- If W rite Protect (W) is driven Low, it is not possible to write to the Status Register even if the W rite Enable Latch (W EL) bit has previously be enset by a W rite Enable (WRE N) instruction. (Attempts to write to the

Status Registe r are reject ed, and are not accepte d for execution). As a conseque nce, all the data b ytes in the memory ar ea that are soft ware protected (SPM) b y the Block Protect (BP2, BP1, BP0) bits of the Status Register , are also hardware protected against data modification.

Regardless of the order of the t wo eve nts, the Hard ware Protected Mode (HPM) can be entered:

- by setting the Status Reg ister Write Disable (SRWD) bit after driving Write Protect ( $\overline{W}$ ) Low
- or by driving W rite Protect  $(\overline{W})$  Lo w after setting the Status Register Write Disable (SRWD) bit.

The only way to exit the Har dware Protect ed Mode (HP M) once entered is to pull Write Protect ( $\overline{W}$ ) High.

If Write Protect ( $\overline{W}$ ) is permanently tied High, the Hard ware Protected Mode (HPM) can n ever be activated, and only the Software Protected Mode (SPM), using the Block Protect (BP2, BP1, BP0) bits of the Status Register, can be used.



#### Read Data Bytes (READ)

The device is first selected by driving Chip Select (S) Low. The instruction n cod e for t he R ead Dat a B ytes (RE AD) instruction is followed by a 3-byte address (A23-A0), each bit being latch ed-in during the rising ed ge of Serial Cl ock (C). Then the memory contents, at that address, is shifted out on Serial D ata Output (DO), each bit be ing shifted out, at a maximum frequency  $f_{\rm R}$ , during the falling edge of Serial Clock (C).


The instruction sequence is shown in Figure 8. The first byte addressed can be at an y loc ation. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can,

therefore, b e r ead with a s ingle R ead Data B ytes (REA D) instruction. W hen th e hig hest address is reache d, the address cou nter rolls over to 00 0000h, allowing th e re ad sequence to be continued indefinitely.

The Read Dat a B ytes (RE AD) instruction is terminated by

driving Chip Select ( $\overline{S}$ ) High. Chip Select ( $\overline{S}$ ) can be driv en High at an y time duri ng data out put. An y Read Data B ytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without havin g an y effects on the cycle that is in progress.

#### Figure 8. Read Data Bytes (READ) Instruction Sequence and Data-Out Sequence



## Read Data Bytes at Higher Speed (FAST\_READ)

The device is first selected by driving Chip Select (S) Low. The instruction code for the Read Data B ytes at Higher Speed (FAST\_READ) instruction is followed by a 3-byte address (A23- A0) and a dummy byte, each bit be ing latched-in during the rising edge of Serial Clock (C). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency f<sub>C</sub>, during the falling edge of Serial Clock (C).


The instruction sequence is shown in Figure 9. The first byte addressed can be at an y loc ation. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Re ad Data Bytes at Higher

Speed (FAST\_READ) instruction. When the highest address is reach ed, th e ad dress co unter rol Is ov er to 000 000h, allowing the read sequence to be continued indefinitely. The Read D ata B ytes at High er Spee d (F AST\_READ)

instruction is terminate d b y driving Ch ip S elect ( $\overline{S}$ ) High.

Chip Select (<sup>S</sup>) can b e driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST\_READ) instruction, while a n Erase, Program or Write c ycle is in progress, is rejected without having any effects on the c ycle that is in progress.

#### Figure 9. Read Data Bytes at Higher Speed (FAST\_READ) Instruction Sequence and Data-Out Sequence



Note: Address bits A23 to A21 are Don't Care.




#### Fast Read Dual Output (3Bh)

The Fast Read Dual Output (3Bh) instruction is similar to the Fast\_Read (0Bh) instruction except the data is output on two pins, DO and DIO, instead of just DO. This allows data to be transferred from the A25L1 6P at twice the rate of standard SPI devices.

Similar to the F ast Read in struction, the F ast Read Dual Output instruction can o perate at the hi ghest possible frequency of  $f_C$  (See AC Charact eristics). This is

accomplished by adding eight "dumm y" c locks after the 24-bit ad dress as sho wn in figure 10. T he dumm y clocks allow the d evice's internal circuits additi onal time for setting up the i nitial addr ess. T he input d ata dur ing the dummy clocks is " don't care". Ho wever, the DIO pin s hould be high-impedance prior to the fa lling edge of the first data out clock.

#### Figure 10. FAST\_READ\_DUAL\_OUTPUT Instruction Sequence and Data-Out Sequence



Note: Address bits A23 to A21 are Don't Care.




#### Fast Read Dual Input-Output (BBh)

The Fast Read Dual Input-Output (BBh) instruction is similar to the F ast\_Read (0B h) instruction except the data is in put and output on two pins, DO and DIO, instead of just DO. This allows data to be transferred from the A25L 16P at twice the rate of standard SPI devices.

Similar to the F ast Read in struction, the F ast Read Dual Output instruction can o perate at the hi ghest possible frequency of  $f_C$  (See AC Charact eristics). This is

accomplished by adding four "dummy" clocks after the 24-bit address as shown in figure 1 1. The dummy clocks allow the device's i nternal circu its ad ditional time for setting up th e initial a ddress. The input data during the dummy clocks is "don't care". Ho wever, the DIO and DO pins should be high-impedance prior to the falling edge of the first data out clock.

#### Figure 11. FAST\_READ\_DUAL\_INPUT-OUTPUT Instruction Sequence and Data-Out Sequence



Note: Address bits A23 to A21 are Don't Care.



#### Page Program (PP)

The Page Pr ogram (PP) i nstruction allows bytes to be programmed in the memory (changing bits from 1 to 0). Before it can be accepted, a W rite Enable (W REN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Page Program (PP) instruction is entered by driving Chip

Select (S) Low, followed by the instruction code, three address bytes and at least one data byte on Serial Data Input (DIO). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits

(A7-A0) are all zero). Chip Select (  $^{\mbox{S}}$  ) must be driven Low for the entire duration of the sequence.


The instruction sequence is shown in Figure 12. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 d ata bytes are guaranteed to be

programmed correctly within the same page. If less than 2 56 Data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.

Chip S elect (S) must be drive n High after the eig hth bit of the last d ata b yte h as b een latched in, oth erwise the Page Program (PP) instruction is not executed.

As soon as C hip Select (S) is driven Hi gh, the self-timed Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the v alue of the W rite In Progress (WIP) bit. The W rite In Progress (W IP) bit is 1 durin g the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time be fore the cycle is completed, th e Write Enable Latch (WEL) bit is reset.

A Page Pro gram (PP) instruction a pplied to a pag e which is protected b y t he Block Prot ect (BP2, BP1, BP0) bits (see Table 2 and Table 1) is not executed.



Note: Address bits A23 to A21 are Don't Care.

#### Figure 12. Page Program (PP) Instruction Sequence



#### Sector Erase (SE)

The Sector Erase (SE) instruction sets all bits to 1 (F Fh). Before it can be accepted, a W rite Enable (W REN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip

Select (  ${}^{S}$  ) Low, followed by the instruction code on Serial


Data Input (DIO). Chip Select ( $^{S}$ ) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 13. Chip Se lect

 $(^{S})$  must be driven High after the eighth bit of the instruction code has been I atched in, other wise the Sector Era se

#### Figure 13. Sector Erase (SE) Instruction Sequence

instruction is not exe cuted. As soon as Chip Select (S) is driven Hi gh, the self-timed Sector Erase c ycle (whose duration is t<sub>BE</sub>) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the W rite In Progress (WIP) bit. The W rite In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time b efore the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Sector Erase (SE) instruction is e xecuted only if all Block Protect (BP2, BP1, B P0) bits ar e 0. The Sector Erase (SE) i nstruction is i gnored if o ne, or more, sectors are protected.



Notes: Address bits A23 to A21 are Don't Care.



#### Bulk Erase (BE)

The Bulk Era se (BE) instruction sets all bits to 1 (FF h). Before it can be accepted, a W rite Enable (W REN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Bulk Erase (BE) instruction is entered by driving Chip

Select (  $^{\text{S}}$  ) Low, followed by the instruction code on Serial


Data Input (DIO). Chip Select ( $^{\mbox{S}}$  ) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 14. Chip Se lect  $\overline{z}$ 

 $(^{S})$  must be driven High after the eighth bit of the instruction code h as be en latch ed i n, other wise t he Bulk Er ase

#### Figure 14. Bulk Erase (BE) Instruction Sequence

instruction is not exe cuted. As soon as Chip Select ( $^{S}$ ) is driven High, the self-timed B ulk Erase cycle (whose duration is  $t_{BE}$ ) is initiat ed. While the Bulk Erase cycle is in progress, the Status Re gister may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Bulk Erase cycle, and is 0 when it is completed. At some unspecified time bef ore the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Bulk Erase (BE) instruction is executed on ly if all Block Protect (BP2, BP1, BP0) bits are 0. The Bulk Erase (BE) instruction nore, sectors are protected.



Notes: Address bits A23 to A21 are Don't Care.



# A25L16P Series

#### **Deep Power-down (DP)**

Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as an extra software protection mech anism, while the device is n ot in active use, sin ce in this mod e, the device ignores all W rite, Program and Erase instructions.

Driving Chip Select ( $\overline{S}$ ) High deselects the d evice, and puts the device in the Standby mode (if there is no internal cycle currently in p rogress). But this mod e is not the D eep Power-down mode. The De ep Po wer-down mode c an only be entered by executing the D eep Po wer-down (D P) instruction, to reduce the standby current (from I<sub>CC1</sub> to I<sub>CC2</sub>, as specified in DC Characteristics Table.).

Once the devi ce has entere d the Deep Po wer-down mode, all instructions are ign ored except the Re lease from Deep p Power-down and R ead Electronic Si gnature (RE S) instruction. T his rele ases t he device from this mode. T he Release from Deep Po wer-down and Read El ectronic Signature (RES) instruction also allows the Electronic Signature of the device to be output on Serial Data Output (DO). The Deep Po wer-down m ode autom atically sto ps at Power-down, and the devi ce al ways Po wers-up in the Standby mode.

The Deep Power-down (DP) instruction is entered by driving


Chip Se lect (S) Low, followed by the instruction code on Serial Data Input (DIO). Chip Select ( $\overline{S}$ ) must be driven Low for the entire duration of the sequence. The instruction sequence is shown in Figure 15.

Chip Select ( $^{S}$ ) must be drive n High after the eig hth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as

Chip Select (S) is driven Hig h, it requires a dela y of t <sub>DP</sub> before the su pply c urrent is reduced to I <sub>CC2</sub> and the Dee p Power-down mode is entered.

Any D eep Po wer-down (DP) instruction, while an Eras e, Program or W rite c ycle is in progress, is rejected without having any effects on the cycle that is in progress.

#### Figure 15. Deep Power-down (DP) Instruction Sequence





#### Read Device Identification (RDID)

The Read Identification n (RDID) instruction allows the 8-b it manufacturer identification code to be read, follo wed by two bytes of device identification. The manufacturer identification is assign ed b y JEDEC, a nd has the val ue 37 h, plus th e continuation id entification for AMIC Technology. The device identification is assign ed b y the devic e ma nufacturer, and indicates the memory in th e first b ytes (20h), and th e memory ca pacity of the device in the second b yte (15 h, bottom) or (25h, top).

Any Read Identification (RDID) instruction while an Erase, or Program c ycle is in progress, is not d ecoded, and h as n o effect on the cycle that is in progress.

The device is f irst selected by driving Chip Select (S) Low.

Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 3 2-bit device id entification, stored in the memory, being shifted out on Ser ial Data Output (DO), each bit being shifted out during the falling edge of Seri al Clock (C).

The instruction sequence is shown in Figure 16. The Read Identification (RDID) instruction is terminated by driving Chip


Select (<sup>S</sup>) High at any time during data output.

When Chip Select ( $^{S}$ ) is driven High, the device is put in the Stand-by Power mode. Onc e in the Stan d-by Power mode, the device waits to be sele cted, so that it can receive , decode and execute instructions.

Table. Read Identification (READ_ID) Data-Out Sequence					
Manufacture Identification		Device Identification			
Continuation ID	Manufacture ID	Memory Type	Memory Capacity		
7Fh 37h		20h	15h (Bottom)		
7 FII 3711		2011	25h (Top)		

#### able. Read Identification (READ\_ID) Data-Out Sequence

#### Figure 16. Read Identification (RDID) Data-Out Sequence





# Release fr om Deep Power-down and Rea d Electronic Signature (RES)

Once the devi ce has entere d the Deep Po wer-down mode, all instructions are ign ored except the Re lease from Dee p Power-down and R ead Electronic Si gnature (RE S) instruction. Executing this i nstruction takes the device out of the Deep Power-down mode.

The instruction can a lso be used to r ead, on Ser ial Data Output (DO), the 8- bit Electronic Signature, whose value for the *A25L16P* is *14h*.

Except while an Eras e, Pro gram or W rite Status Reg ister cycle is in progress, the Release from Deep Power-down and Read Electronic Signature (RES) instruction always provides access to the 8-bit Electronic Signature of the devic e, and can be a pplied even if the De ep Power-down mode h as not been entered.

Any R elease from Deep Po wer-down and Read Electro nic Signature (RES) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.

The device is first selected by driving Chip Select ( $^{S}$ ) Low. The instruction code is follo wed by 3 dumm y bytes, each bit being latched-in on Serial Da ta Input (DIO) during the risin g edge of Serial Clock (C). Then, the 8-bit Electronic Signature, stored in the memor y, is shi fted out on Serial Data Outp ut (DO), each b it being s hifted out d uring the fall ing edge of Serial Clock (C).

The instruction sequence is shown in Figure 17.

The Release from Deep Po wer-down and Read Electro nic Signature (RE S) instruction is terminat ed by driving C hip


Select (<sup>S</sup>) High after the Electronic Signature has been read at least once. Sending additional clock cycles on Serial Clock

(C), while Chip Select (S) is driven L ow, cause the Electronic Signature to be output repeatedly.

When Chip Select ( $^{S}$ ) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-

by Power mode is delayed by  $t_{RES2}$ , and Chip Select (S) must remain High for at least t  $_{RES2}$  (max), as specified in A C Characteristics Table . Once in the Stand- by Po wer mod e, the device waits to be sel ected, so that it can rece ive, decode and execute instructions.


# Figure 17. Release from Deep Power-down and Read Electronic Signature (RES) Instruction Sequence and Data-Out Sequence



Note: The value of the 8-bit Electronic Signature, for the A25L16P, is 14h.







Driving Ch ip S elect ( $\overline{S}$ ) High a fter the 8-bit in struction b yte has been received by the device, but before the whole of the 8-bit Electron ic Signature h as been transmit ted for the first time (as shown in Figure 18.), still insures that the device is put into Stand -by Po wer mo de. If the device was not previously in the Deep Power-down mode, the transition to t he Stand-by P ower mod e is i mmediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by  $t_{\text{RES1}}$ , and Chip Select ( $\overline{S}$ ) must remain High for at least  $t_{\text{RES1}}$  (max), as specifie d in AC Charac teristics Table. Once in th e Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

A25L16P Series



#### **POWER-UP AND POWER-DOWN**

At Po wer-up and P ower-down, the d evice must not b e selected (that is Chip Select ( $\overline{S}$ ) must follow the voltag e applied on V<sub>CC</sub>) until V<sub>CC</sub> reaches the correct value:

- $V_{CC}$  (min) at Power-up, and then for a further delay of  $t_{VSL}$
- V<sub>SS</sub> at Power-down

Usually a sim ple pull-up resistor on Chip Se lect ( $^{S}$ ) can be used to insure safe and proper Power-up and Power-down. To avoid data corruption n and ina dvertent w rite op erations during power up, a Power On Reset (POR) circuit is included. The logic inside the de vice is held reset while V $_{CC}$  is less than the POR threshold value, V $_{WI}$  – all operations are disabled, and the device does not respond to any instruction. Moreover, the device ignores all Write Enable (WREN), Page Program (PP), Sector Erase (SE), Bulk Erase (BE) and W rite Status Reg ister (WRSR) inst ructions until a time delay of  $t_{PUW}$  has elapsed after the moment that V $_{CC}$  rises above the VWI threshold. However, the correct operation of the device is not guara nteed if, b y this time, V $_{CC}$  is still belo w V $_{CC}$ (min). No W rite Status Reg ister, Pr ogram or E rase instructions should be sent until the later of:

-  $t_{PUW}$  after V<sub>CC</sub> passed the VWI threshold

- t  $_{\text{VSL}}$  afterV $_{\text{CC}}$  passed the V $_{\text{CC}}(\text{min})$  level

#### Figure 19. Power-up Timing

These values are specified in Table 6.


If the dela y, t  $_{VSL}$ , has elaps ed, after V  $_{CC}$  has risen a bove  $V_{CC}(min)$ , the device can be selected for READ instructions even if the  $t_{PUW}$  delay is not yet fully elapsed.

At Power-up, the device is in the following state:

- The device is in the Stan dby mod e (n ot the Dee p Power-down mode).
- The Write Enable Latch (WEL) bit is reset.

Normal precautions must be taken for supply rail decoupling, to stabilize the V<sub>CC</sub> feed. Ea ch device in a system should have the V<sub>CC</sub> rail decoupled by a suitable capacitor close to the package pins. (Generally, this capacitor is of the order of  $0.1\mu$ F).

At Power-down, when  $V_{CC}$  drops from the operating voltage, to below the POR threshold value,  $V_{WI}$ , all operations are disabled and the device does not respond to any instruction. (The designer needs to be a ware that if a Power-down occurs while a Write, Program or Erase cycle is in progress, some data corruption can result.)





### Table 6. Power-Up Timing

Symbol	Parameter	Min.	Max.	Unit
Vcc(min)	Vcc (minimum)	2.7		V
teu	Vcc (min) to device operation	10		ms

Note: These parameters are characterized only.

#### INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (e ach byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



#### Absolute Maximum Ratings\*

Storage Temperature (TSTG) .....--65°C to + 150°C Lead Temperature during Soldering (Note 1) D.C. Voltage on Any Pin to Ground Potential .....

-0.6V to VCC+0.6V Transient Voltage (<20ns) on Any Pin to Ground Potential .... -2.0V to VCC+2.0V Supply Voltage (VCC) ....-0.6V to +4.0V Electrostatic Discharge Voltage (Human Bo dy model) (VESD) (Note 2) ....-2000V to 2000V

Notes:

- 1. Compli ant with JEDEC S td J-STD-020B (for small bod y, Sn-Pb or Pb assembly).
- 2. JEDEC S td JESD22-A 114A (C1= 100 pF , R1= 1500  $\Omega$  , R2=500  $\Omega$  )

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the \*Comments

Stressing the device ab ove the ratin g listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings on ly and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolut e Maximum Rating conditions for extended periods may affect device reliability. Refer als o to the AMIC SU RE Program and other relevant quality documents.

Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measur ement conditions when relying on the quoted parameters.

#### **Table 7. Operating Conditions**

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub> Sup	y Voltage	2.7	3.6	V
T <sub>A</sub>	Ambient Operating Temperature	-40	85	°C

#### Table 8. Data Retention and Endurance

Parameter	Condition	Min.	Max.	Unit
Erase/Program Cycles	At 85°C		100,000	Cycles per sector
Data Retention	At 85°C		20	Years

Note: 1. This is preliminary data

#### Table 9. Capacitance

Symbol	Parameter	Test Condition	Min.	Max.	Unit
COUT	Output Capacitance (DO)	V <sub>OUT</sub> = 0V		8	pF
CIN	Input Capacitance (other pins)	V <sub>IN</sub> = 0V		6	pF

Note: Sampled only, not 100% tested, at TA=25°C and a frequency of 33 MHz.

# Table 10. DC Characteristics

Symbol	Parameter	Test Condition	Min.	Max.	Unit
ILI	Input Leakage Current			± 2	μA
ILO	Output Leakage Current			± 2	μA
I <sub>CC1</sub> Sta	ndb y Current	$\overline{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$	10		μA
I <sub>CC2</sub>	Deep Power-down Current	$\overline{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$	10		μA
1	Operating Current (DEAD)	C= $0.1V_{CC}$ / $0.9.V_{CC}$ at 50MHz, DO = open		16	mA
I <sub>CC3</sub>	Operating Current (READ)	C= $0.1V_{CC}$ / $0.9.V_{CC}$ at 33MHz, DO = open		12	mA
I <sub>CC4</sub>	Operating Current (PP)	$\overline{S} = V_{CC}$	15		mA
I <sub>CC5</sub>	Operating Current (WRSR)	S = V <sub>cc</sub>	15		mA
I <sub>CC6</sub>	Operating Current (SE)	S = V <sub>cc</sub>	15		mA
I <sub>CC7</sub>	Operating Current (BE)	$\overline{S}$ = V <sub>CC</sub>	15		mA
VIL	Input Low Voltage		-0.5	0.3V <sub>CC</sub> V	
V <sub>IH</sub>	Input High Voltage		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.4 V	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = −100μA	V <sub>CC</sub> -0.2		V

Note: 1. This is preliminary data at  $85^\circ\text{C}$ 

## Table 11. Instruction Times

Symbol	Alt.	Parameter	Min.	Тур.	Max.	Unit
tw		Write Status Register Cycle Time		100	300	ms
t <sub>PP</sub>		Page Program Cycle Time		3	5	ms
t <sub>SE</sub>		Sector Erase Cycle Time		1	3	S
t <sub>BE</sub>		Bulk Erase Cycle Time		20	40	S

Note: 1. At 85°C

2. This is preliminary data


#### Table 12. AC Measurement Conditions

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	30		pF
	Input Rise and Fall Times		5	ns
	Input Pulse Voltages	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub> V		
	Input Timing Reference Voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub> V		
	Output Timing Reference Voltages		/ 2	V

Note: Output Hi-Z is defined as the point where data out is no longer driven.



# Figure 20. AC Measurement I/O Waveform





## Table 13. AC Characteristics

Symbol	Alt.	Parameter	Min. ⁵	Тур.	Max. <sup>5</sup>	Unit
f <sub>C</sub>	f <sub>C</sub>	Clock F requency for th e foll owing instructions: FAST_READ, PP, SE, BE, DP, RES, RDID, WREN, WRDI, RDSR, WRSR	D.C.		85	MHz
f <sub>R</sub>		Clock Frequency for READ instructions	D.C.		50	MHz
t <sub>CH</sub> <sup>1</sup>	t <sub>CLH</sub>	Clock High Time	6			ns
t <sub>CL</sub> 1	t <sub>CLL</sub>	Clock Low Time	5			ns
t <sub>CLCH</sub> <sup>2</sup>		Clock Rise Time <sup>3</sup> (peak to peak)	0.1			V/ns
t <sub>CHCL</sub> <sup>2</sup>		Clock Fall Time <sup>3</sup> (peak to peak)	0.1			V/ns
t <sub>SLCH</sub>	t <sub>CSS</sub>	$\overline{S}$ Active Setup Time (relative to C)	5			ns
t <sub>CHSL</sub>		$\overline{S}$ Not Active Hold Time (relative to C)	5			ns
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data In Setup Time	5			ns
t <sub>CHDX</sub>	t <sub>DH</sub>	Data In Hold Time	5			ns
t <sub>CHSH</sub>		$\overline{S}$ Active Hold Time (relative to C)	5			ns
t <sub>shCh</sub>		$\overline{S}$ Not Active Setup Time (relative to C)	5			ns
t <sub>SHSL</sub>	t <sub>CSH</sub>	S Deselect Time	100			ns
t <sub>SHQZ</sub> <sup>2</sup>	t <sub>DIS</sub> Οι	uput Disable Time			8	ns
$t_{\text{CLQV}}$	t <sub>v</sub>	Clock Low to Output Valid			8	ns
t <sub>CLQX</sub>	t <sub>HO</sub>	Output Hold Time	0			ns
t <sub>HLCH</sub>		HOLD Setup Time (relative to C)	5			ns
t <sub>сннн</sub>		HOLD Hold Time (relative to C)	5			ns
t <sub>HHCH</sub>		HOLD Setup Time (relative to C)	5			ns
t <sub>CHHL</sub>		HOLD Hold Time (relative to C)	5			ns
t <sub>HHQX</sub> <sup>2</sup>	$t_{LZ}$	HOLD to Output Low-Z			8	ns
t <sub>HLQZ</sub> <sup>2</sup>	$\mathbf{t}_{HZ}$	HOLD to Output High-Z			8	ns
t <sub>WHSL</sub> <sup>4</sup>		Write Protect Setup Time	20			ns
t <sub>SHWL</sub> <sup>4</sup>		Write Protect Hold Time	100			ns
t <sub>DP</sub> <sup>2</sup>		S <sub>High</sub> to Deep Power-down Mode			3	μs
t <sub>RES1</sub> <sup>2</sup>		$\overline{S}$ High to Standby Mode without Electronic Signature Read			30	μs
t <sub>RES2</sub> <sup>2</sup>		S High to Standby Mode with Electronic Signature Read			30	μs
t <sub>vv</sub>		Write Status Register Cycle Time		100	300	ms
t <sub>pp</sub>		Page Program Cycle Time		1.5	5	ms
t <sub>SE</sub>		Sector Erase Cycle Time		1	3	S
t <sub>BE</sub>		Bulk Erase Cycle Time		20	40	S


Note: 1.  $t_{CH} + t_{CL}$  must be greater than or equal to 1/  $f_C$ 2. Value guaranteed by characterization, not 100% tested in production.

3. Expressed as a slew-rate.


4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.




# Figure 21. Serial Input Timing




# Figure 22. Write Protect Setup and Hold Timing during WRSR when SRWD=1



# Figure 23. Hold Timing




## Figure 24. Output Timing



\* DIO is output pin for the Fast Read Dual Output instructions (3Bh)



#### Part Numbering Scheme



# \* Optional



# **Ordering Information**

Part No.	Speed (MHz)	Active Read Current Typ. (mA)	Program/Erase Current Typ. (mA)	Standby Current Typ. ( µ A)	Package
A25L16PTM-F					8 Pb-Free Pin SOP (209mil)
A25L16PTM-UF					8 Pb-Free Pin SOP (209mil)
A25L16PTN-F	85	20 15 10			16 Pin Pb-Free SOP
A25L16PTN-UF	00	20 13 10			16 Pin Pb-Free SOP
A25L16PTQ-F					8 Pin Pb-Free QFN
A25L16PTQ-UF					8 Pin Pb-Free QFN
A25L16PUM-F					8 Pb-Free Pin SOP (209mil)
A25L16PUM-UF					8 Pb-Free Pin SOP (209mil)
A25L16PUN-F	85	20 15 10			16 Pin Pb-Free SOP
A25L16PUN-UF	00	20 13 10			16 Pin Pb-Free SOP
A25L16PUQ-F					8 Pin Pb-Free QFN
A25L16PUQ-UF					8 Pin Pb-Free QFN

Blank is for commercial operating temperature range:  $0^{\circ}C \sim +70^{\circ}C$ 


-U is for industrial operating temperature range:  $-40^{\circ}C \sim +85^{\circ}C$ 





# Package Information


# SOP 8L (209mil) Outline Dimensions

unit: mm









	Dimensions in mm				
Symbol	Min Nom		Max		
А	1.75 1.95		2.16		
A1 0.05		0.15	0.25		
A2	1.70	1.80	1.91		
b	0.35	0.42	0.48		
С	0.19	0.20	0.25		
D	5.13	5.23	5.33		
E	7.70	7.90	8.10		
E1	5.18	5.28	5.38		
e1.27		BSC			
L	0.50	0.65	0.80		
θ	0°	-	8°		

Notes:


Maximum allowable mold flash is 0.15mm at the package ends and 0.25mm between leads





# Package Information

## SOP 16L (300mil) Outline Dimensions

unit: inches/mm







	Dimensio	ns in inch	Dimensions in mm		
Symbol	Min Max	C	Min	Max	
А	0.093	0.104 2.3	6	2.65	
A1	0.004 0.0	12	0.10	0.30	
b	0.016 Typ.		0.41 Typ.		
С	0.008 Typ.		0.20 Тур.		
D 0.398		0.413	10.10	10.50	
E 0.291		0.299	7.39	7.60	
е	0.050	) Тур.	p. 1.27		
H 0.394		0.419	10.01	10.64	
L 0.016		0.050	0.40	1.27	
θ	0°	8°	0°	8°	

#### Notes:


- 1. Dimensions "D" does not include mold flash, protrusions or gate burrs.
- 2. Dimensions "E" does not include interlead flash, or protrusions.




# Package Information

#### QFN 8L (6 X 5 X 0.8mm) Outline Dimensions

unit: mm/mil





Symbol	Dime	nsions i	n mm	Dime	ensions i	n mil	
eyniser	Min N	om	Max	Min	Nom	Max	
A 0.70	0	0.750	0.800	27.6	29.5	31.5	
A1 0.0	00	0.020	0.050	0.0	0.8	2.0	
Аз	C	0.203 REF			8.0 REF		
b 0.35	0	0.400	0.480	13.8	15.8	18.9	
D 5.90	0	6.000	6.100	232.3	236.2	240.2	
D2 3.2	00	3.400	3.600	126.0	133.9	141.7	
E 4.90	0	5.000	5.100	192.9	196.9	200.8	
E2 3.8	00	4.000	4.200	149.6	157.5	165.4	
L 0.50	0	0.600	0.750	19.7	23.6	29.5	
е	1.270 BSC 50.0 BSC			;			
у	0 -		0.080	0 -		3.2	

Note:

Controlling dimension: millimeters
 Leadframe thickness is 0.203mm (8mil)