

Chopper-Stabilized, Precision Hall-Effect Switch

Features and Benefits

- Resistant to Physical Stress
- Superior Temperature Stability
- Output Short-Circuit Protection
- Operation From Unregulated Supply
- Reverse Battery Protection
- Solid-State Reliability
- Small Size

Packages:



(LH package)

Not to scale

(LT package)

Description


The A3240 Hall-effect switch is an extremely temperature-stable and stress-resistant sensor IC especially suited for operation over extended temperature ranges to +150°C. Superior high-temperature performance is made possible through dynamic offset cancellation, which reduces the residual offset voltage normally caused by device overmolding, temperature dependencies, and thermal stress.

The device includes on a single silicon chip a voltage regulator, Hall-voltage generator, small-signal amplifier, chopper stabilization, Schmitt trigger, and a short-circuit protected open-collector output to sink up to 25 mA. A south pole of sufficient strength will turn the output on. An on-board regulator permits operation with supply voltages of 4.2 to 24 volts.

Three package styles provide a magnetically optimized package for most applications. Package type LH is a modified SOT23W surface-mount package, LT is a miniature SOT89/TO-243AA transistor package for surface-mount applications; while UA is a three-lead ultra-mini-SIP for through-hole mounting. The LH and UA packages are also available in a lead (Pb) free version (suffix, -T), with a 100% matter tin plated leadframe.

Functional Block Diagram

(UA package)



A3240

Chopper-Stabilized, Precision Hall-Effect Switch

Selection Guide

Colocion Galac							
Part Number	Packing*	Mounting	Ambient, T _A (°C)	B _{RP(MIN)} (G)	B _{OP(MAX)} (G)		
A3240ELHLT-T	7-in. reel, 3000 pieces/reel	Surface Mount		5.0	50		
A3240ELTTR-T	7-in. reel, 1000 pieces/reel	Surface Mount	-40 to 85				
A3240EUA-T	Bulk, 500 pieces/bag	SIP through hole					
A3240LLHLT-T	7-in. reel, 3000 pieces/reel	Surface Mount					
A3240LLTTR-T	7-in. reel, 1000 pieces/reel	Surface Mount	-40 to 150				
A3240LUA-T	Bulk, 500 pieces/bag	SIP through hole					




Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Unit	
Supply Voltage	V _{cc}		26.5	V	
Reverse Battery Voltage	V _{RCC}		-30	V	
Output Off Voltage	V _{OUT}		26	V	
Continuous Output Current	I _{OUT}	Internal current limiting is intended to protect the device from output short circuits.	25	mA	
Reverse Output Current	I _{ROUT}		-50	mA	
Package Power Dissipation	P _D		See graph	W	
Magnetic Flux Density	В	1 G = 0.1 mT (millitesla)	Unlimited	G	
Operating Ambient Temperature	T _A	Range E	-40 to 85	°C	
		Range L	-40 to 150	°C	
Maximum Junction Temperature	T _J (max)		165	°C	
Storage Temperature	T _{stg}		-65 to 170	°C	




^{*}Contact Allegro for additional packing options.

Suffix '-LT' & '-UA' Pinning (SOT89/TO-243AA & ultra-min SIP)




Suffix '-LH' Pinning (SOT23W)



Pinning is shown viewed from branded side.

Package Power Dissipation



ELECTRICAL CHARACTERISTICS over operating temperature range.

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage Range	V _{CC}	Operating, T _J < 170°C ¹	4.2	-	24	V
Output Leakage Current	I _{OFF}	V _{OUT} = 24 V, B < B _{RP}	_	-	10	μΑ
Output Saturation Voltage	V _{OUT(SAT)}	I _{OUT} = 20 mA, B > B _{OP}	_	185	500	mV
Output Current Limit	Іом	B > B _{OP}	30	-	60	mA
Power-On Time	t _{po}	V _{CC} > 4.2 V	-	-	50	μs
Chopping Frequency	f _C		_	340	-	kHz
Output Rise Time	t _r	$R_L = 820 \Omega, C_L = 20 pF$	-	0.2	2.0	μs
Output Fall Time	t _f	$R_L = 820 \Omega, C_L = 20 pF$	_	0.1	2.0	μs
Supply Current	I _{cc}	B < B _{RP} , V _{CC} = 12 V	_	3.0	6.0	mA
		B > B _{OP} , V _{CC} = 12 V	_	4.0	6.0	mA
Reverse Battery Current	I _{cc}	V _{RCC} = -30 V	-	_	-5.0	mA
Zener Voltage	$V_Z + V_D$	I _{CC} = 15 mA, T _A = 25°C	28	32	37	V
Zener Impedance	$z_z + z_D$	I _{CC} = 15 mA, T _A = 25°C	_	50	-	Ω

NOTES: 1. Maximum voltage must be adjusted for power dissipation and junction temperature.

2. B_{OP} = operate point (output turns on); B_{RP} = release point (output turns off). 3. Typical Data is at T_A = +25°C and V_{CC} = 12 V and is for design information only.

MAGNETIC CHARACTERISTICS over operating supply voltage and temperature ranges.

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Operate Point	B _{OP}		_	35	50	G
Release Point	B _{RP}		5.0	25	-	G
Hysteresis	B _{hys}	B _{OP} - B _{RP}	_	10	_	G


NOTES: 1. Typical Data is at T_A = +25°C and V_{CC} = 12 V and is for design information only. 2. 1 gauss (G) is exactly equal to 0.1 millitesla (mT).




Allegro MicroSystems, Inc.

TYPICAL OPERATING CHARACTERISTICS as a function of temperature


SWITCH POINTS



OUTPUT SATURATION VOLTAGE




SUPPLY CURRENT



Dwg. GH-028-5

TYPICAL OPERATING CHARACTERISTICS as a function of supply voltage


SWITCH POINTS



OUTPUT SATURATION VOLTAGE

250 | Country |

SUPPLY CURRENT



FUNCTIONAL DESCRIPTION

Chopper-Stabilized Technique. The Hall element can be considered as a resistor array similar to a Wheatstone bridge. A large portion of the offset is a result of the mismatching of these resistors. These devices use a proprietary dynamic offset cancellation technique, with an internal high-frequency clock to reduce the residual offset voltage of the Hall element that is normally caused by device overmolding, temperature dependencies, and thermal stress. The chopper-stabilizing technique cancels the mismatching of the resistor circuit by changing the direction of the current flowing through the Hall plate using CMOS switches and Hall voltage measurement taps, while maintaing the Hallvoltage signal that is induced by the external magnetic flux. The signal is then captured by a sample-and-hold circuit and further processed using low-offset bipolar circuitry. This technique produces devices that have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique will also slightly degrade the device output repeatability. A relatively high sampling frequency is used in order that faster signals can be processed.


More detailed descriptions of the circuit operation can be found in: Technical Paper STP 97-10, *Monolithic Magnetic Hall Sensing Using Dynamic Quadrature Offset Cancellation* and Technical Paper STP 99-1, *Chopper-Stabilized Amplifiers With A Track-and-Hold Signal Demodulator*.


Operation. The output of these devices switches low (turns on) when a magnetic field (south pole) perpendicular to the Hall element exceeds the operate point threshold (B_{OP}). After turn-on, the output is capable of sinking 25 mA and the output voltage is $V_{OUT(SAT)}$. When the magnetic field is reduced below the release point (B_{RP}), the device output goes high (turns off). The difference in the magnetic operate and release points is the hysteresis (B_{hys}) of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.

Applications. It is strongly recommended that an external bypass capacitor be connected (in close proximity to the Hall element) between the supply and ground of the device to reduce both external noise and noise generated by the chopper-stabilization technique.


The simplest form of magnet that will operate these devices is a ring magnet. Other methods of operation, such as linear magnets, are possible. Extensive applications information on magnets and Hall-effect devices is also available in *Application Note* 27701, or at

www.allegromicro.com







O SUPPLY






Package LH, 3-Pin (SOT-23W)









Standard Branding Reference View

N = Last two digits of device part number T = Temperature code

For Reference Only; not for tooling use (reference dwg. 802840)

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

Active Area Depth, 0.28 mm REF

Reference land pattern layout


All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances


A Branding scale and appearance at supplier discretion

hall element, not to scale

8

Package LT, 3-Pin (SOT89/TO-243AA)





B PCB Layout Reference View Basic pads for low-stress, not self-aligning Additional pad for low-stress, self-aligning
Additional area for IPC reference layout

For Reference Only; not for tooling use (reference JEDEC. TO-243AA) Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions

Exact case and lead configuration at supplier discretion within limits shown

Active Area Depth, 0.78 mm REF

Reference land pattern layout (reference IPC7351 SOT89N); All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances

Branding scale and appearance at supplier discretion

hall element, not to scale




Standard Branding Reference View

A = Supplier emblemN = Last two digits of device part number

T = Temperature code



Package UA, 3-Pin SIP



 $Copyright @2000-2010, Allegro\ MicroSystems, Inc.$

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

