
STR-A6251 AND **STR-A6252**

Universal-Input/15 W 50 kHz Flyback Switching Regulators



Covering the power range from below 21 watts or 24 watts for a 230 VAC input, or to 15 or 20 watts for a universal (85 to 264 VAC) input, these devices can be used in a wide range of applications, from DVD players and VCR player/recorders to ac adapters for cellular phones and digital cameras. An auto-burst standby function reduces power consumption at light load, while multiple protections, including the avalanche-energy guaranteed MOSFET, provide high reliability of system design.

Cycle-by-cycle current limiting, undervoltage lockout with hysteresis, overvoltage protection, and thermal shutdown protect the power supply during the normal overload and fault conditions. Overvoltage protection and thermal shutdown are latched after a short delay. The latch may be reset by cycling the input supply. Low start-up current and a low-power standby mode selected from the secondary circuit completes a comprehensive suite of features. Both devices are provided in an 8-pin mini-DIP plastic package with pin 6 removed.

FEATURES AND BENEFITS

- 50 kHz PWM with \pm 5% Frequency Jittering Cost Reduction of EMI Noise Filtering
- Rugged 650 V Avalanche-Rated MOSFET Simplified Surge Absorption No V_{DSS} Derating Required
- Choice of $\mathbf{r}_{DS(on)}$ (2.8 Ω or 3.95 Ω maximum)
- Auto-Burst Mode for Stand-By Operation or Light Loads Less Transformer Audible Noise
- Built-In Leading Edge Blanking
- Soft Start and Low Start-Up Current Start-Up Circuit Disabled in Operation
- Low Operating Current (4 mA max)

continued



ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

at 1 _A = 120 0
Control Supply Voltage, V _{CC} 36 V
Drain-Source Voltage, V _{DSS} 650 V
Drain Switching Current, I _D
STR-A6251 2.5 A*
STR-A6252 3.0 A*
Peak Drain Switching Current, I _{DM}
STR-A6251 2.5 A
STR-A6252
Single-Pulse Avalanche Energy, E _{AS}
STR-A6251 72 mJ
STR-A6252 123 mJ
S/OCP Voltage Range,
V _{OCP} 0.3 V to +6 V
FB/CC/OLP Voltage Range,
V _{FB/OLP} 0.3 V to +12 V
FM Voltage Range,
V _{FM} 0.3 V to +6 V
Package Power Dissipation, P _D
control ($V_{CC} \times I_{CC(ON)}$) 0.15 W
(200 2)
total
MOSFET Channel Temp., T _J . +150°C
1 · 1 - T - 10=00
Internal Frame Temp., T _F +125°C
Storage Temperature Range,

* Drain switching current is limited by temperature (page 2) and safe operating area (page 4).


Always order by complete part number, e.g., STR-A6251








FUNCTIONAL BLOCK DIAGRAM





FEATURES AND BENEFITS (cont'd)

- Automatic Burst Stand-By (intermittent operation) Input Power <0.1 W at No Load
- Auto-Bias Function Stable Burst Operation Without Generating Interference
- Internal Off-Timer Circuit
- Built-In Constant-Voltage/Constant Current
- Multiple Protections:
 Pulse-by-Pulse Overcurrent Protection (OCP)
 Overload Protection (OLP) with Auto Restart
 Latching Overvoltage Protection (OVP)
 Undervoltage Lockout (UVLO) with Hysteresis
 Latching Thermal Shutdown (TSD)
- Molded Small-Size 8-Pin Package For Low-Height SMPS

This data sheet is based on Sanken data sheet SSE-23297 and SSE-23298.







STR-A6251 and STR-A6252 Universal-Input/15 W 50 kHz Flyback Switching Regulators

ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C, $V_{CC} = 18$ V (unless otherwise specified).

Characteristic No. Symbol Test Conditions Min Typ Max Units Drain-to-Source Breakdown Volt. 8 - 1 V _{(BR)DSS} V _{OS} = 0 V (short) 10 = 300 μA, V ₁ – V ₃ = 0 V (short) 650 - - V Drain Leakage Current 8 I _{DSS} V _{OS} = 650 V, V ₁ – V ₃ = 0 V (short) - - 300 μA On-State Resistance 8 - 1 I _{DSS} FIR-A6251, I _D = 0.4 A - - 3.95 Ω MOSFET Switching Time 8 - 3 I _t - - - 2.80 Ω Operation-Story Voltage 5 - 3 V _{CC(ON)} V _{CC} = 0 + 15.7 V 12.9 14.3 15.7 V Maximum Switching Frequency 8 - 3 V _{CC(OFF)} V _{CC} = 15.7 + 9 V 9.0 10 11 V Maximum ON Duty Cycle 8 - 3 D max - - 4.5 50 55 HkIz Find Current in Non-Operation 5 I _{CC(ON)} - - 14 0 - 14 25 y _C		Pin			Ratings			
Drain Leakage Current 8	Characteristic	No.	Symbol	Test Conditions	Min	Тур	Max	Units
Drain Leakage Current 8	Drain-to-Source Breakdown Volt.	8 - 1	V _{(BR)DSS}	I _D = 300 μA,	650	-	-	V
On-State Resistance			()	$V_1 - V_3 = 0 V \text{ (short)}$				
On-State Resistance 8 - 1 P _{DS(on)} V ₁ − V ₃ = 0 V (short) STR-A6251, I _D = 0.4 A - - 3.95 Ω MOSFET Switching Time 8 - 3 I _t + - - - - 2.8 Ω MOSFET Switching Time 8 - 3 I _t + - - - - 2.50 ns Operation-Start Voltage 5 - 3 V _{CC(ON)} V _{CC} = 0 → 15.7 V 12.9 14.3 15.7 V V Operation-Stop Voltage 5 - 3 V _{CC(OFF)} V _{CC} = 15.7 → 9 V 9.0 10 111 V 11.1 V Maximum Switching Frequency 8 - 3 f _{Osc(max)} - 45 50 55 kHz 55 kHz Frequency-Jitter Deviation 8 - 3 D max - 70 76 82 % % Circuit Current in Operation 5 I _{CC(ON)} - - 4.0 mA Circuit Current in Non-Operation 5 I _{CC(OFF)} V _{CC} = 12 V - 14 25 μA FM Current 2 I _{FMH} f Osc < f _{Osc(max)} 4.0 4.5 5.0 V V FM Current 2 I _{FMH} f Osc < f _{Osc(max)} 3.2 3.6 4.0 V V FM Current 2 I _{FMH} - - -	Drain Leakage Current	8	I _{DSS}	V _{DS} = 650 V,	-	-	300	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				$V_1 - V_3 = 0 V \text{ (short)}$				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	On-State Resistance	8 - 1	r _{DS(on)}	STR-A6251, I _D = 0.4 A	-	-	3.95	Ω
Operation-Start Voltage			, ,	STR-A6252, I _D = 0.4 A	-	-	2.8	Ω
Operation-Stop Voltage 5 - 3 V _{CC(OFF)} V _{CC} = 15.7 → 9 V 9.0 10 11 V Maximum Switching Frequency 8 - 3 f _{osc(max)} - 45 50 55 kHz Frequency-Jitter Deviation 8 - 3 Δf_{osc} - 3.0 5.0 7.0 kHz Maximum ON Duty Cycle 8 - 3 D max - 70 76 82 % Circuit Current in Operation 5 I _{CC(ON)} - - - 4.0 mA FM Voltage 2 - 3 V _{FMH} fosc = f _{osc(max)} 4.0 4.5 5.0 V FM Current 2 I _{FM} fosc = f _{osc(max)} 4.0 4.5 5.0 V FM Current 2 I _{FM} fosc = f _{osc(max)} 4.0 4.5 5.0 V FM Current 2 I _{FM} fosc = f _{osc(max)} 4.0 4.0 V FM Current 2 I _{FM} fosc = f _{osc(max)} 4.0 4.0	MOSFET Switching Time	8 - 3	t _f	-	-	-	250	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Operation-Start Voltage	5 - 3	V _{CC(ON)}	V _{CC} = 0 → 15.7 V	12.9	14.3	15.7	V
Frequency-Jitter Deviation 8 - 3 $\Delta f_{\rm OSC}$ - 3.0 5.0 7.0 kHz Maximum ON Duty Cycle 8 - 3 D max - 70 76 82 % Circuit Current in Operation 5 I _{CC(ON)} - - - 4.0 mA Circuit Current in Non-Operation 5 I _{CC(OFF)} V _{CC} = 12 V - 14 25 μA FM Voltage 2 - 3 V _{FML} fosc = f _{osc(max)} 4.0 4.5 5.0 V FM Current 2 I _{FMH} fosc < f _{osc(max)} 3.2 3.6 4.0 V FM Current 2 I _{FMH} fosc < f _{osc(max)} 3.2 3.6 4.0 V FM Current 2 I _{FMH} fosc < f _{osc(max)} 3.2 3.6 4.0 V FM Current 2 I _{FMH} fosc < f _{osc(max)} 3.2 3.6 4.0 V Educating Edge Blanking Time 8 - 3 t _{bw} - 220	Operation-Stop Voltage	5 - 3	V _{CC(OFF)}	V _{CC} = 15.7 → 9 V	9.0	10	11	V
	Maximum Switching Frequency	8 - 3	f _{osc(max)}	-	45	50	55	kHz
Circuit Current in Operation 5 I _{CC(ON)} - - - 4.0 mA Circuit Current in Non-Operation 5 I _{CC(OFF)} V _{CC} = 12 V - 14 25 μA FM Voltage 2 - 3 V _{FMH} fosc = f _{osc(max)} 4.0 4.5 5.0 V FM Current 2 I _{FMH} - -7.7 -11.0 -14.3 μA OCP Threshold Voltage 1 - 3 V _{OCP} - 0.67 0.74 0.81 V Leading Edge Blanking Time 8 - 3 t _{bw} - 220 320 420 ns Burst Threshold Voltage 4 - 3 V _{burst} - 1.00 1.12 1.24 V OLP Threshold Voltage 4 - 3 V _{oLP} - 7.3 8.6 9.9 V Current at OLP Operation 4 I _{OLP} - 7.3 8.6 9.9 V Maximum FB Current 4 - 3 V _{oL} - 0.84 1.20	Frequency-Jitter Deviation	8 - 3	Δf_{osc}	-	3.0	5.0	7.0	kHz
	Maximum ON Duty Cycle	8 - 3	D max	-	70	76	82	%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Circuit Current in Operation	5	I _{CC(ON)}	-	-	-	4.0	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Circuit Current in Non-Operation	5	I _{CC(OFF)}	V _{CC} = 12 V	-	14	25	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	FM Voltage	2 - 3	V_{FMH}	fosc = f _{osc(max)}	4.0	4.5	5.0	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{FML}	fosc < f _{osc(max)}	3.2	3.6	4.0	V
OCP Threshold Voltage 1 - 3 V _{OCP} - 0.67 0.74 0.81 V Leading Edge Blanking Time 8 - 3 t_{bw} - 220 320 420 ns Burst Threshold Voltage 4 - 3 V_{burst} - 1.00 1.12 1.24 V OLP Threshold Voltage 4 - 3 V_{OLP} - 7.3 8.6 9.9 V Current at OLP Operation 4 I_{OLP} - -12 -17 -22 μA OLP Delay Time 4 - 3 I_{OLP} - 0.84 1.20 1.56 s Maximum FB Current 4 $I_{FB(MAX)}$ - 220 310 400 μA CC Set Voltage 4 - 3 $V_{SET(CC)}$ - 4.9 5.8 6.7 V CC Reset Voltage 4 - 3 $V_{RES(CC)}$ V_{CC} = 25 V 3.5 3.9 4.3 V Start-Up Current 5 $I_{startup}$ V_{CC} = 13 V 0.77 </td <td>FM Current</td> <td>2</td> <td>I_{FMH}</td> <td></td> <td>-7.7</td> <td>-11.0</td> <td>-14.3</td> <td>μA</td>	FM Current	2	I _{FMH}		-7.7	-11.0	-14.3	μA
Leading Edge Blanking Time 8 - 3 t_{bw} - 220 320 420 ns Burst Threshold Voltage 4 - 3 V_{burst} - 1.00 1.12 1.24 V OLP Threshold Voltage 4 - 3 V_{OLP} - 7.3 8.6 9.9 V Current at OLP Operation 4 I_{OLP} - -12 -17 -22 μA OLP Delay Time 4 - 3 I_{OLP} - 0.84 1.20 1.56 s Maximum FB Current 4 $I_{FB(MAX)}$ - 220 310 400 μA CC Set Voltage 4 - 3 $V_{SET(CC)}$ - 4.9 5.8 6.7 V CC Reset Voltage 4 - 3 $V_{RES(CC)}$ V_{CC} = 25 V 3.5 3.9 4.3 V Start-Up Current 5 $I_{startup}$ V_{CC} = 13 V 0.77 1.10 1.43 mA OVP/TSD Latch Sustaining Current 5 $I_{CC(H)}$ V_{CC} = 35.2 → 8.6 V - - - 270 μA OVP/TSD			I _{FML}		7.7	11.0	14.3	μA
Burst Threshold Voltage 4 - 3 V _{burst} - 1.00 1.12 1.24 V OLP Threshold Voltage 4 - 3 V _{OLP} - 7.3 8.6 9.9 V Current at OLP Operation 4 I _{OLP} - -12 -17 -22 μA OLP Delay Time 4 - 3 t _{OLP} - 0.84 1.20 1.56 s Maximum FB Current 4 I _{FB(MAX)} - 220 310 400 μA CC Set Voltage 4 - 3 V _{SET(CC)} - 4.9 5.8 6.7 V CC Reset Voltage 4 - 3 V _{RES(CC)} V _{CC} = 25 V 3.5 3.9 4.3 V Start-Up Current 5 I _{startup} V _{CC} = 13 V 0.77 1.10 1.43 mA OVP Operation Voltage 5 - 3 V _{CC(OVP)} V _{CC} = 18 → 35.2 V 28.8 32.0 35.2 V OVP/TSD Latch Sustaining Current 5 I _{CC(H)} V _{CC} = 35.2 → 8.6 V - - - - 270 μA OVP/TSD La	OCP Threshold Voltage	1 - 3	V _{OCP}	-	0.67	0.74	0.81	V
OLP Threshold Voltage $4 - 3$ V_{OLP} - 7.3 8.6 9.9 V Current at OLP Operation 4 I_{OLP} - -12 -17 -22 μ A OLP Delay Time $4 - 3$ t_{OLP} - 0.84 1.20 1.56 s Maximum FB Current 4 $I_{FB(MAX)}$ - 220 310 400 μ A CC Set Voltage $4 - 3$ $V_{SET(CC)}$ - 4.9 5.8 6.7 V CC Reset Voltage $4 - 3$ $V_{RES(CC)}$ $V_{CC} = 25$ V 3.5 3.9 4.3 V Start-Up Current 5 $I_{startup}$ $V_{CC} = 13$ V 0.77 1.10 1.43 mA OVP Operation Voltage $5 - 3$ $V_{CC(OVP)}$ $V_{CC} = 18 → 35.2$ V 0.77 1.10 1.43 mA OVP/TSD Latch Sustaining Current 1 1 1 1 1 1 1 1 1 1	Leading Edge Blanking Time	8 - 3	t_{bw}	-	220	320	420	ns
Current at OLP Operation 4 I _{OLP} - -12 -17 -22 μA OLP Delay Time 4 - 3 t_{OLP} - 0.84 1.20 1.56 s Maximum FB Current 4 $I_{FB(MAX)}$ - 220 310 400 μA CC Set Voltage 4 - 3 $V_{SET(CC)}$ - 4.9 5.8 6.7 V CC Reset Voltage 4 - 3 $V_{RES(CC)}$ V_{CC} = 25 V 3.5 3.9 4.3 V Start-Up Current 5 $I_{startup}$ V_{CC} = 13 V 0.77 1.10 1.43 mA OVP Operation Voltage 5 - 3 $V_{CC(OVP)}$ V_{CC} = 18 → 35.2 V 28.8 32.0 35.2 V OVP/TSD Latch Sustaining Current 5 $I_{CC(H)}$ V_{CC} = 35.2 → 8.6 V - - 270 μA OVP/TSD Latch Release Voltage 5 - 3 V_{CC} V_{CC} = 35.2 → 5.9 V 5.9 7.2 8.6 V Thermal Shutdown -	Burst Threshold Voltage	4 - 3	V_{burst}	-	1.00	1.12	1.24	V
OLP Delay Time 4 - 3 t_{OLP} - 0.84 1.20 1.56 s Maximum FB Current 4 $I_{FB(MAX)}$ - 220 310 400 μA CC Set Voltage 4 - 3 $V_{SET(CC)}$ - 4.9 5.8 6.7 V CC Reset Voltage 4 - 3 $V_{RES(CC)}$ $V_{CC} = 25 \text{ V}$ 3.5 3.9 4.3 V Start-Up Current 5 $I_{startup}$ $V_{CC} = 13 \text{ V}$ 0.77 1.10 1.43 mA OVP Operation Voltage 5 - 3 $V_{CC(OVP)}$ $V_{CC} = 18 \rightarrow 35.2 \text{ V}$ 28.8 32.0 35.2 V OVP/TSD Latch Sustaining Current 5 $I_{CC(H)}$ $V_{CC} = 35.2 \rightarrow 8.6 \text{ V}$ - - - 270 μA OVP/TSD Latch Release Voltage 5 - 3 V_{CC} $V_{CC} = 35.2 \rightarrow 5.9 \text{ V}$ 5.9 7.2 8.6 V Thermal Shutdown - T 125 140 - °C	OLP Threshold Voltage	4 - 3	V_{OLP}	-	7.3	8.6	9.9	V
Maximum FB Current 4 $I_{FB(MAX)}$ - 220 310 400 μA CC Set Voltage 4 - 3 $V_{SET(CC)}$ - 4.9 5.8 6.7 V CC Reset Voltage 4 - 3 $V_{RES(CC)}$ $V_{CC} = 25 \text{ V}$ 3.5 3.9 4.3 V Start-Up Current 5 $I_{startup}$ $V_{CC} = 13 \text{ V}$ 0.77 1.10 1.43 mA OVP Operation Voltage 5 - 3 $V_{CC(OVP)}$ $V_{CC} = 18 \rightarrow 35.2 \text{ V}$ 28.8 32.0 35.2 V OVP/TSD Latch Sustaining Current 5 $I_{CC(H)}$ $V_{CC} = 35.2 \rightarrow 8.6 \text{ V}$ - - 270 μA OVP/TSD Latch Release Voltage 5 - 3 V_{CC} $V_{CC} = 35.2 \rightarrow 5.9 \text{ V}$ 5.9 7.2 8.6 V Thermal Shutdown - T _J - 125 140 - °C	Current at OLP Operation	4	I_{OLP}	-	-12	-17	-22	μΑ
CC Set Voltage 4 - 3 V _{SET(CC)} - 4.9 5.8 6.7 V CC Reset Voltage 4 - 3 V _{RES(CC)} V _{CC} = 25 V 3.5 3.9 4.3 V Start-Up Current 5 I _{startup} V _{CC} = 13 V 0.77 1.10 1.43 mA OVP Operation Voltage 5 - 3 V _{CC(OVP)} V _{CC} = 18 → 35.2 V 28.8 32.0 35.2 V OVP/TSD Latch Sustaining Current 5 I _{CC(H)} V _{CC} = 35.2 → 8.6 V - - - 270 μA OVP/TSD Latch Release Voltage 5 - 3 V _{CC} V _{CC} = 35.2 → 5.9 V 5.9 7.2 8.6 V Thermal Shutdown - T _J - 125 140 - °C	OLP Delay Time	4 - 3	t_{OLP}	-	0.84	1.20	1.56	S
CC Reset Voltage 4 - 3 V _{RES(CC)} V _{CC} = 25 V 3.5 3.9 4.3 V Start-Up Current 5 I _{startup} V _{CC} = 13 V 0.77 1.10 1.43 mA OVP Operation Voltage 5 - 3 V _{CC(OVP)} V _{CC} = 18 → 35.2 V 28.8 32.0 35.2 V OVP/TSD Latch Sustaining Current 5 I _{CC(H)} V _{CC} = 35.2 → 8.6 V - - - 270 μA OVP/TSD Latch Release Voltage 5 - 3 V _{CC} V _{CC} = 35.2 → 5.9 V 5.9 7.2 8.6 V Thermal Shutdown - T _J - 125 140 - °C	Maximum FB Current	4	I _{FB(MAX)}	-	220	310	400	μΑ
Start-Up Current 5 I _{startup} V _{CC} = 13 V 0.77 1.10 1.43 mA OVP Operation Voltage 5 - 3 V _{CC(OVP)} V _{CC} = 18 → 35.2 V 28.8 32.0 35.2 V OVP/TSD Latch Sustaining Current 5 I _{CC(H)} V _{CC} = 35.2 → 8.6 V - - - 270 μA OVP/TSD Latch Release Voltage 5 - 3 V _{CC} V _{CC} = 35.2 → 5.9 V 5.9 7.2 8.6 V Thermal Shutdown - T _J - 125 140 - °C	CC Set Voltage	4 - 3	$V_{SET(CC)}$	-	4.9	5.8	6.7	V
OVP Operation Voltage 5 - 3 $V_{CC(OVP)}$ $V_{CC} = 18 → 35.2 \text{ V}$ 28.8 32.0 35.2 V OVP/TSD Latch Sustaining Current 5 $I_{CC(H)}$ $V_{CC} = 35.2 → 8.6 \text{ V}$ - - - 270 μA OVP/TSD Latch Release Voltage 5 - 3 V_{CC} $V_{CC} = 35.2 → 5.9 \text{ V}$ 5.9 7.2 8.6 V Thermal Shutdown - T_J - 125 140 - °C	CC Reset Voltage	4 - 3	$V_{RES(CC)}$	V _{CC} = 25 V	3.5	3.9	4.3	V
OVP/TSD Latch Sustaining Current 5 $I_{CC(H)}$ $V_{CC} = 35.2 \rightarrow 8.6 \text{ V}$ 270 μA OVP/TSD Latch Release Voltage 5 - 3 V_{CC} $V_{CC} = 35.2 \rightarrow 5.9 \text{ V}$ 5.9 7.2 8.6 V Thermal Shutdown - $V_{CC} = 35.2 \rightarrow 5.9 \text{ V}$ 125 140 - °C	Start-Up Current	5	I _{startup}	V _{CC} = 13 V	0.77	1.10	1.43	mA
OVP/TSD Latch Sustaining Current5 $I_{CC(H)}$ $V_{CC} = 35.2 \rightarrow 8.6 \text{ V}$ 270μAOVP/TSD Latch Release Voltage5 - 3 V_{CC} $V_{CC} = 35.2 \rightarrow 5.9 \text{ V}$ 5.97.28.6VThermal Shutdown- T_J -125140-°C	OVP Operation Voltage	5 - 3	V _{CC(OVP)}	V _{CC} = 18 → 35.2 V	28.8	32.0	35.2	V
OVP/TSD Latch Release Voltage 5 - 3 V_{CC} $V_{CC} = 35.2 \rightarrow 5.9 \text{ V}$ 5.9 7.2 8.6 V Thermal Shutdown - T_J - 125 140 - °C	OVP/TSD Latch Sustaining Current	5		V _{CC} =35.2 → 8.6 V	-	-	270	μA
Thermal Shutdown - T _J - 125 140 - °C	OVP/TSD Latch Release Voltage	5 - 3	V _{cc}	V _{CC} =35.2 → 5.9 V	5.9	7.2	8.6	V
Thermal Resistance - R _{θJF} 52 °C/W	Thermal Shutdown	-		-	125	140	-	°C
	Thermal Resistance	-	$R_{\theta JF}$	-	-	-	52	°C/W


Typical values are given for circuit design information only.

Negative current is defined as coming out of (sourcing) the specified terminal.




MOSFET TYPICAL CHARACTERISTICS


STR-A6251




Avalanche energy is measured at V_{DD} = 99 V, L = 20 mH, I_L = 2.5 A.



STR-A6252



Avalanche energy is measured at $V_{DD} = 99 \text{ V}$, L = 20 mH, $I_L = 3.0 \text{ A}$.



Recommended Operating Conditions

Operating Ambient Temperature -20°C to +100°C Operating Junction Temperature -20°C to +125°C Maximum Frame Temperature +115°C For the availability of parts meeting -40°C requirements, contact Allegro's Sales Representative.









MOSFET TYPICAL CHARACTERISTICS (cont'd)

STR-A6251



STR-A6252




WARNING — These devices are designed to be operated at lethal voltages and energy levels. Circuit designs that embody these components must conform with applicable safety requirements. Precautions must be taken to prevent accidental contact with power-line potentials. Do not connect grounded test equipment.

The use of an isolation transformer is recommended during circuit development and breadboarding.



APPLICATIONS INFORMATION



Typical Application

NOTE: The start-up performance of the IC can only be guaranteed for values of C2 greater than 22 $\mu F.$ This value is required to keep the internal supply voltage within regulation during IC initialization.

Complete product description and applications information is provided in Application Note 28103.40, *Series STR-A6200 Flyback Switching Regulators*.

The products described herein are manufactured in Japan by Sanken Electric Co., Ltd. for sale by Allegro MicroSystems, Inc.

Sanken and Allegro reserve the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Therefore, the user is cautioned to verify that the information in this publication is current before placing any order.

When using the products described herein, the applicability and suitability of such products for the intended purpose shall be reviewed at the users responsibility.

Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable.

Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to society due to device failure or malfunction.

Sanken products listed in this publication are designed and intended for use as components in general-purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Their use in any application requiring radiation hardness assurance (e.g., aerospace equipment) is not supported.

When considering the use of Sanken products in applications where higher reliability is required (transportation equipment and its control systems or equipment, fire- or burglar-alarm systems, various safety devices, etc.), contact a company sales representative to discuss and obtain written confirmation of your specifications.

The use of Sanken products without the written consent of Sanken in applications where extremely high reliability is required (aerospace equipment, nuclear power-control stations, life-support systems, etc.) is strictly prohibited.


The information included herein is believed to be accurate and reliable. Application and operation examples described in this publication are given for reference only and Sanken and Allegro assume no responsibility for any infringement of industrial property rights, intellectual property rights, or any other rights of Sanken or Allegro or any third party that may result from its use.










PACKAGE DIMENSIONS





Dimensions in Inches (for reference only)





Dimensions in Millimeters (controlling dimensions)

Terminal Finish: Pure Sn, 2nd level interconnect category (e3). Product Weight: Approx. 0.51 g.

Frame temperature, T_F, is measured at the root of pin 3. For more efficient heat radiation, connect a broad PCB pattern at pins 7 and 8.

