



A64S0616

Preliminary

1M X 16 Bit Low Voltage Super RAM™

Document Title

1M X 16 Bit Low Voltage Super RAM™

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>	<u>Remark</u>
0.0	Initial issue	November 30, 2001	Preliminary
0.1	Add tASC, tAHC, tCEH, tWEH	July 31, 2002	



Preliminary

1M X 16 Bit Low Voltage Super RAM™

Features

- Operating voltage: 2.7V to 3.1V
- Access times: 70 ns (max.)
- Current:
 - A64S0616 series: Operating: 35mA (max.)
 - Power Down Standby: 10µA (max.)
- Fully SRAM compatible operation
- Full static operation, no clock or refreshing required
- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Industrial operating temperature range: -25°C to +85°C for -I
- Available in 48-ball Mini BGA (6X8) package.

General Description

The A64S0616 is a low operating current 16,777,216-bit Super RAM organized as 1,048,576 words by 16 bits and operates on low power supply voltage from 2.7V to 3.1V. It is built using AMIC's high performance CMOS DRAM process.

Using hidden refresh technique, the A64S0616 provides a 100% compatible asynchronous interface.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing.


This A64S0616 is suited for low power application such as mobile phone and PDA or other battery-operated handheld device.

Pin Configuration

■ Mini BGA (6X8) Top View

	1	2	3	4	5	6
A	$\overline{\text{LB}}$	$\overline{\text{OE}}$	A0	A1	A2	CE2
B	I/O ₈	HB	A3	A4	$\overline{\text{CE1}}$	I/O ₀
C	I/O ₉	I/O ₁₀	A5	A6	I/O ₁	I/O ₂
D	VSS	I/O ₁₁	A17	A7	I/O ₃	VCC
E	VCC	I/O ₁₂	GND	A16	I/O ₄	VSS
F	I/O ₁₄	I/O ₁₃	A14	A15	I/O ₅	I/O ₆
G	I/O ₁₅	A19	A12	A13	$\overline{\text{WE}}$	I/O ₇
H	A18	A8	A9	A10	A11	NC

A64S0616G

Block Diagram

Pin Description

Symbol	Description
A0 - A19	Address Inputs
$\overline{\text{CE1}}$	Chip Enable 1 Input
CE2	Chip Enable 2 Input
I/O ₀ - I/O ₁₅	Data Input/Outputs
$\overline{\text{WE}}$	Write Enable Input
$\overline{\text{LB}}$	Byte Enable Input (I/O ₀ to I/O ₇)
$\overline{\text{HB}}$	Byte Enable Input (I/O ₈ to I/O ₁₅)
$\overline{\text{OE}}$	Output Enable Input
VCC	Power
VSS	Ground
GND	Ground
NC	No Connection

Recommended DC Operating Conditions

 (T_A = 0°C to +70°C or -25°C to 85°C)

Symbol	Parameter	Min.	Max.	Unit
VCC	Supply Voltage	2.7	3.1	V
VSS	Ground	0	0	V
GND	Ground	0	0	V
V _{IH}	Input High Voltage	2.4	VCC + 0.3	V
V _{IL}	Input Low Voltage	-0.3	+0.6	V
C _L	Output Load	-	30	pF
TTL	Output Load	-	1	-

Absolute Maximum Ratings*

VCC to GND -0.5V to +4.6V
 IN, IN/OUT Volt to GND -0.5V to VCC + 0.5V
 Storage Temperature, T_{stg} -55°C to +125°C
 Power Dissipation, P_T 0.7W
 Soldering Temp. & Time 260°C, 10 sec

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (T_A = 0°C to +70°C or -25°C to 85°C, VCC = 2.7V to 3.1V, GND = 0V)

Symbol	Parameter	-70		-85		Unit	Conditions
		Min.	Max.	Min.	Max.		
I _{IU}	Input Leakage Current	-	1	-	1	μA	V _{IN} = GND to VCC
I _{LO}	Output Leakage Current	-	1	-	1	μA	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V _{IO} = GND to VCC
I _{CC1}	Dynamic Operating Current	-	35	-	30	mA	Min. Cycle, Duty = 100% $\overline{CE1} = V_{IL}$, CE2 = V _{IH} I _{IO} = 0mA
I _{CC2}		-	5	-	5	mA	$\overline{CE1} = V_{IL}$, CE2 = V _{IH} V _{IH} = VCC, V _{IL} = 0V, f = 1MHz, I _{IO} = 0mA

DC Electrical Characteristics (continued)

Symbol	Parameter	-70		-85		Unit	Conditions
		Min.	Max.	Min.	Max.		
I _{SB1}	Standby Power Supply Current	-	100	-	100	μA	$\overline{CE1} \geq V_{CC} - 0.2V$ $CE2 \geq V_{CC} - 0.2V$ $V_{IN} \geq 0V$
I _{SB2}	Power Down Mode Standby Current	-	10	-	10	μA	$CE2 \leq 0.2V$
V _{OL}	Output Low Voltage	-	0.4	-	0.4	V	I _{OL} = 2.1mA
V _{OH}	Output High Voltage	2.4	-	2.4	-	V	I _{OH} = -1.0mA

Truth Table

$\overline{CE1}$	CE2	\overline{OE}	\overline{WE}	\overline{LB}	\overline{HB}	I/O ₀ to I/O ₇ Mode	I/O ₈ to I/O ₁₅ Mode	VCC Current
H	H	X	X	X	X	Not selected	Not selected	I _{SB1} , I _{SB}
X	H	X	X	H	H	Not selected	Not selected	I _{SB1} , I _{SB}
X	L	X	X	X	X	Not selected	Not selected	I _{SB2}
L	H	L	H	L	L	Read	Read	I _{CC1} , I _{CC2}
				L	H	Read	High - Z	I _{CC1} , I _{CC2}
				H	L	High - Z	Read	I _{CC1} , I _{CC2}
L	H	X	L	L	L	Write	Write	I _{CC1} , I _{CC2}
				L	H	Write	Not Write/Hi - Z	I _{CC1} , I _{CC2}
				H	L	Not Write/Hi - Z	Write	I _{CC1} , I _{CC2}
L	H	H	H	X	X	High - Z	High - Z	I _{CC1} , I _{CC2}
						High - Z	High - Z	I _{CC1} , I _{CC2}

Note: X = H or L

Capacitance (T_A = 25°C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
C _{IN} *	Input Capacitance	-	10	pF	V _{IN} = 0V
C _{I/O} *	Input/Output Capacitance	-	10	pF	V _{I/O} = 0V


* These parameters are sampled and not 100% tested.

Initialization

The A64S0616 is initialized in the power-on sequence according to the following.


1. To stabilize internal circuits, after turning on the power, a 350 μ s or longer wait time must precede any signal toggling.
2. After the wait time, it can be normal operation.

Power on Chart



- Notes: 1. Following power application, make CE2 and $\overline{\text{CE1}}$ high level during the wait time interval.
 2. After power on sequence, the normal operating CE2 must keep at high.

Power on / Depower down State Machine



Standby Mode Characteristics

Standby Mode	Memory Cell Data Hold	Standby Supply Current (μ A)
Standby	Valid	100 (I_{SB1})
Power down	Invalid	10 (I_{SB2})

Avoid Timing

Following figures are show you an abnormal timing which is not supported on Super RAM and their solution.
 At normal operation, if your system have a timing which sustain invalid states over 10 μ s at normal mode like Figure 1. There are some guide line for proper operation of Super RAM.

When your system have multiple invalid address signal shorter than t_{rc} on the timing which showed in Figure 1, Super RAM need toggle the $\overline{\text{CE1}}$ to "high" about " t_{rc} " (Figure 2).




Figure 1







Figure 2

AC Characteristics ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ or -25°C to 85°C , $V_{CC} = 2.7\text{V}$ to 3.1V)



Symbol	Parameter	-70		-85		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t _{RC}	Read Cycle Time	70	-	85	-	ns
t _{SKW}	Address Skew	-	10	-	10	ns
t _{AA}	Address Access Time	-	70	-	85	ns
t _{ACE}	Chip Enable Access Time	-	70	-	85	ns
t _{BE}	Byte Enable Access Time	-	70	-	85	ns
t _{OE}	Output Enable to Output Valid	-	35	-	45	ns
t _{CLZ}	Chip Enable to Output in Low Z	10	-	10	-	ns
t _{BLZ}	Byte Enable to Output in Low Z	5	-	5	-	ns
t _{OLZ}	Output Enable to Output in Low Z	5	-	5	-	ns
t _{CHZ}	Chip Disable to Output in High Z	0	25	0	35	ns
t _{BHZ}	Byte Disable to Output in High Z	0	25	0	35	ns
t _{OHZ}	Output Disable to Output in High Z	0	25	0	35	ns
t _{OH}	Output Hold from Address Change	10	-	10	-	ns
t _{ASC}	Address Setup to $\overline{\text{CE1}}$ Low	0	-	0	-	ns
t _{AHC}	Address Hold Time from $\overline{\text{CE1}}$ High	0	-	0	-	ns
t _{CEH}	$\overline{\text{CE1}}$ High Pulse With	10	-	10	-	ns
Write Cycle						
t _{WC}	Write Cycle Time	70	-	85	-	ns
t _{SKW}	Address Skew	-	10	-	10	ns
t _{CW}	Chip Enable to End of Write	60	-	70	-	ns
t _{BW}	Byte Enable to End of Write	60	-	70	-	ns
t _{AS}	Address Setup Time	0	-	0	-	ns
t _{AW}	Address Valid to End of Write	60	-	70	-	ns
t _{WP}	Write Pulse Width	50	-	55	-	ns
t _{WR}	Write Recovery Time	0	-	0	-	ns
t _{WHZ}	Write to Output in High Z	-	20	-	20	ns
t _{DW}	Data to Write Time Overlap	30	-	35	-	ns
t _{DH}	Data Hold from Write Time	0	-	0	-	ns
t _{OW}	Output Active from End of Write	5	-	5	-	ns
t _{ASC}	Address Setup to $\overline{\text{CE1}}$ Low	0	-	0	-	ns
t _{AHC}	Address Hold Time from $\overline{\text{CE1}}$ High	0	-	0	-	ns
t _{CEH}	$\overline{\text{CE1}}$ High Pulse With	10	-	10	-	ns
t _{WEH}	$\overline{\text{WE}}$ High Pulse With	10	-	10	-	ns



Note: t_{CHZ}, t_{BHZ} and t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.



Timing Waveforms
Read Cycle 1^(1, 2, 4, 6)


Read Cycle 2-1^(1, 3, 6)

Read Cycle 2-2^(1, 3, 6)


- Notes:
1. \overline{WE} is high for Read Cycle.
 2. Device is continuously enabled $\overline{CE1} = V_{IL}$, $\overline{HB} = V_{IL}$ and, or $\overline{LB} = V_{IL}$.
 3. Address valid prior to or coincident with $\overline{CE1}$ and (\overline{HB} and, or \overline{LB}) transition low.
 4. $\overline{OE} = V_{IL}$.
 5. Transition is measured $\pm 500mV$ from steady state. This parameter is sampled and not 100% tested.
 6. CE2 is high for Read Cycle.

Timing Waveforms (continued)
**Write Cycle 1-1⁽⁶⁾
(Write Enable Controlled)**

**Write Cycle 1-2⁽⁶⁾
(Write Enable Controlled)**




Timing Waveforms (continued)
**Write Cycle 2-1⁽⁶⁾
(Chip Enable Controlled)**

**Write Cycle 2-2⁽⁶⁾
(Chip Enable Controlled)**


Timing Waveforms (continued)
**Write Cycle 3-1⁽⁶⁾
(Byte Enable Controlled)**

**Write Cycle 3-2⁽⁶⁾
(Byte Enable Controlled)**


- Notes:
1. t_{AS} is measured from the address valid to the beginning of Write.
 2. A Write occurs during the overlap (t_{WP} , t_{bW}) of a low $\overline{CE1}$, \overline{WE} and (\overline{HB} and, or \overline{LB}).
 3. t_{WR} is measured from the earliest of $\overline{CE1}$ or \overline{WE} or (\overline{HB} and, or \overline{LB}) going high to the end of the Write cycle.
 4. \overline{OE} level is high or low.
 5. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.
 6. CE2 is high for Write Cycle.

AC Test Conditions

Input Pulse Levels	0.4V to 2.4V
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 3 and 4



Figure 3. Output Load

Figure 4. Output Load for t_{CLZ} , t_{OLZ} , t_{CHZ} , t_{OHZ} , t_{WHZ} , and t_{OW}
Ordering Information

Part No.	Access Time (ns)	Operating Current Max. (mA)	Power Down Mode Standby Current Max. (mA)	Package
A64S0616G-70	70	35	10	48B Mini BGA
A64S0616G-85	85	30	10	48B Mini BGA
A64S0616G-70I	70	35	10	48B Mini BGA
A64S0616G-85I	85	30	10	48B Mini BGA

Note: -I is for industrial operating temperature range

Package Information
Mini BGA 6X8 (48 BALLS) Outline Dimensions

unit : millimeter(mm)



Symbol	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	1.00	1.10	1.20
E1	-	0.36	-
E2	0.2	0.25	0.3