ACPL-M46T

Automotive Intelligent Power Module with R²Coupler[™] Isolation and Small Outline, 5 Lead Package



Data Sheet






Description

The A CPL-M46T consists of a AlG aAs optically coupled to an int egrated high gain phot o det ector. M inimized propagation dela y diff erence bet ween devic es make these optocouplers excellent solutions for improving automotive inverter efficiency through reduced switching dead time.

Specification and performance plots are given for typical IPM applications.

Avago R ²Coupler isolation pr oducts provide the r einforced insulation and reliability needed for critical in automotive and high temperature industrial applications.

Schematic Diagram



D	OFF	Н

LED

The connection of a 0.1 µF b ypass capacitor between pins 4 and 6 is recommended.

Features

- Performance specified for common IPM applications over automotive temperature range: -40°C to 125°C
- Fast maximum propagation delays
 - $-t_{PHL} & t_{PLH} = 550 \,\text{ns}$
- Minimized Pulse Width Distortion (PWD = 370 ns)
- Very high Common Mode Rejection (CMR): 15 kV/ μ s at $V_{CM} = 1500 V$
- CTR > 44% at I_F = 10 mA
- Qualifi ed to AEC-Q100 Test Guidelines
- Saf ety approval
 - UL recognized per UL1577 (file no. E55361) 4000 V_{rms} for 1 minute
 - IEC/EN/DIN EN 60747-5-2 Approved
 - CSA Approved

Applications

- Automotive IP M isolation f or batt ery management system and motor control
- Isolated IGBT/MOSFET gate drive
- AC and brushless dc motor drives
- Industrial in verters f or po wer supplies and mot or controls

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Ordering Information

	Option		Surface	Tape &	IEC/EN/DIN EN	
Part Number	(RoHS) Compliant	Package	Mount	Reel	60747-5-2	Quantity
ACPL-M46T	-000E	SO-5	Х			100 per tube
	-060E		Х		Х	100 per tube
	-500E		Х	Х		1500 per reel
	-560E		X	Х	Х	1500 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.


Example 1:

ACPL-M46T-500E t o or der product of SO -5 Sur face Mount pack age in Tape and Reel pack aging with RoHS compliant.

Example 2:

ACPL-M46T-000E to order product of SO-5 Surface Mount package in tube packaging with RoHS compliant. Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Package Outline Drawing ACPL-M46T-000E Small Outline SO-5 Package (JEDEC MO-155)



Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

Note: Non-halide flux should be used

Regulatory Information

The ACPL-M46T is approved by the following organizations:

UL

Approved under UL 1577, component recognition program up to V_{ISO} = 4000 V_{RMS}

CSA

Approved under CSA Component Acceptance Notice #5.

IEC/EN/DIN EN 60747-5-2

Approved under: IEC 60747-5-2:2007 EN 60747-5-2:2001 + A1 DIN EN 60747-5-2 (VDE 0884 Teil 2)

IEC/EN/DIN EN 60747-5-2 Insulation Characteristics*

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage $\leq 150 V_{rms}$		I – IV	
for rated mains voltage ≤ 300 Vrms		I – III	
for rated mains voltage \leq 600 V_{rms}		I – II	
Climatic Classification		55/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V_{IORM}	567	V_{peak}
Input to Output Test Voltage, Method b*	V_{PR}	1063	V_{peak}
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec, Partial discharge $< 5~pC$			P
Input to Output Test Voltage, Method a*	V_{PR}	907	V_{peak}
V_{IORM} x 1.6= V_{PR} , Type and Sample Test, t_m =10 sec, Partial discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 60 sec)	V _{IOTM}	6000	V_{peak}
Safety-limiting values – maximum values allowed in the event of a failure.			
Case Temperature	T_S	175	°C
Input Current	I _{S, INPUT}	230	mA
Output Power	P _{S, OUTPUT}	600	mW
Insulation Resistance at T_S , $V_{IO} = 500 \text{ V}$	R _S	>109	W

^{*} Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test profiles.

Insulation Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	≥5	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	≥5	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance ComparativeTracking Index)	CTI	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110)

Absolute Maximum Ratings

P arameter	Symbol	Min.	Max.	Units
St orage Temperature	T _S -	55	150	°C
Operating Temperature	T _A -	40	125	°C
Average Input Current	I _{F(avg)}		20	mA
Peak Input Current (50% duty cycle, <1 ms pulse width)	I _{F(peak)}		40	mA
Peak Transient Input Current (<1 μs pulse width, 300 pps)	I _{F(tran)}		1.0	А
Reverse Input Voltage (Pin 3-1)	V_R		5	Volts
Average Output Current (Pin 5)	I _{O(avg)}		15	mA
Output Voltage (Pin 5-4)	V _O -	0.5	30	Volts
Supply Voltage (Pin 6-4)	V _{CC} -	0.5	30	Volts
Output Power Dissipation	Po		100	mW
Total Power Dissipation	P _T		130	mW
Infrared and Vapor Phase Reflow Temperature S	ee Reflow Ther	mal Profile belo	W.	

Recommended Operating Conditions

P arameter	Symbol	Min.	Max.	Units
P ower Supply Voltage	V _{CC} 4.5		30	Volts
Output Voltage	V _O 0		30	Volts
Input Current (ON)	I _{F(on)} 10		20	mA
I nput Voltage (OFF)	V _{F(off)} -5		0.8	V
Operating Temperature	T _A -40		125	°C

Electrical Specifications

Over recommended operating conditions unless otherwise specified: $T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, V_{CC} = +4.5 \text{ V to } 30 \text{ V}, I_{F(on)} = 10 \text{ mA to } 20 \text{ mA}, V_{F(off)} = -5 \text{ V to } 0.8 \text{ V}$

Parameter	Symbol	Min.	Тур.*	Max.	Units	Test Conditions	Fig.	Note
C urrent Transfer Ratio	CTR	44	90		%	$I_F = 10 \text{ mA}, V_O = 0.6 \text{ V}$		1
Low Level Output C urrent	I _{OL} 4.4		9.0		mA	$I_F = 10 \text{ mA}, V_O = 0.6 \text{ V}$	2,3	
Low Level Output Voltage	V_{OL}		0.3	0.6	V	I _O = 2.4 mA		
I nput Threshold Current	I _{TH}		1.5	5.0	mA	$V_0 = 0.8 \text{ V}, I_0 = 0.75 \text{ mA}$	2	4
High Level Output C urrent	Іон		5	50	μΑ	$V_F = 0.8 \text{ V}$	4	
High Level Supply Current	I _{CCH}		0.6	1.3	mA	$V_F = 0.8 \text{ V}, V_O = \text{Open}$		4
Low Level Supply Current	I _{CCL}		0.6	1.3	mA	$I_F = 10 \text{ mA}, V_O = \text{Open}$		4
I nput Forward Voltage	V _F 1.45	1.25	1.5 1.5	1.75 1.85	V	$T_A = 25$ °C , $I_F = 10$ mA $I_F = 10$ mA	5	
T emperature Coefficient of Forward Voltage	$\Delta V_F/\Delta T_A$		-1.5		mV/°C	I _F = 10 mA		
Input Reverse Breakdown V oltage	BV _R 5				V	Ι _R = 10 μΑ		
I nput Capacitance	C _{IN}		90		pF	$f = 1 MHz, V_F = 0 V$		
I nput-Output I nsulation Voltage	V _{ISO} 400	00			V_{RMS}	RH < 50%, t = 1 min, T _A = 25°C		2, 3
Resistance (Input - Output)	R_{I-O}		1014		Ω	V _{I-O} = 500 Vdc	6	
C apacitance (Input - Output)	C _{I-O}		0.6		pF	f = 1 MHz	6	

^{*}All typical values at 25°C, $V_{CC} = 15 \text{ V}$.

Switching Specifications ($R_L = 20 \text{ k}\Omega$)

Over recommended operating conditions unless otherwise specified:

 $T_A = -40$ °C to +125°C, $V_{CC} = +4.5$ V to 30 V, $I_{F(on)} = 10$ mA to 20 mA, $V_{F(off)} = -5$ V to 0.8 V

P arameter	Symbol	Min.	Typ.*	Max.	Units	Test Co	nditions	Fig.	Note
P ropagation Delay Time to Low	t _{PHL}	30 20	0	550	ns	$C_{L} = 100 \text{ pF}$	$I_{F(on)} = 10 \text{ mA},$	6, 8-12	4, 5
Output Level		100			ns	$C_L = 10 pF$	$V_{F(off)} = 0.8 \text{ V},$ $V_{CC} = 15.0 \text{ V},$	0-12	
P ropagation Delay	t_{PLH}	270 4	00	550	ns	$C_{L} = 100 \text{ pF}$	$V_{THLH} = 2.0 \text{ V},$		
Time to High Output Level		130				$C_{L} = 10 \text{ pF}$	$-V_{THHL} = 1.5 V$		
P ulse Width Distortion	PWD		200	450	ns	C _L = 100 pF	_		9
P ropagation Delay Diff erence Between Any 2 Parts	t _{PLH} -t _{PHL} -1	50	200	450	ns	-			6
Output High Level Common Mode Transient Immunity	CM _H 15		30		kV/μs	$I_F = 0 \text{ mA},$ $V_O > 11.0 \text{ V}$	$V_{CC} = 15.0 \text{ V},$ $C_L = 100 \text{ pF},$ $V_{CM} = 1500 \text{ V}_{P-P},$	7	7
Output Low Level Common Mode T ransient Immunity	CM _L 15		30		kV/μs	$I_F = 10 \text{ mA},$ $V_O < 1.0 \text{ V}$	T _A = 25°C		8

^{*}All typical values at 25°C, $V_{CC} = 15 \text{ V}$.

Notes

- 1. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current (I_O) to the forward LED input current (I_F) times 100.
- 2. Device considered a two-terminal device: Pins 1 and 3 shorted together and Pins 4, 5 and 6 shorted together.
- 3. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4800 V_{RMS} for 1 second.
- 4. Pulse: f = 20 kHz, Duty Cycle = 10%.
- 5. Use of a 0.1 µF bypass capacitor connected between pins 4 and 6 can improve performance by filtering power supply line noise.
- 6. The difference between t_{PLH} and t_{PHL} between anytwo parts under the same test condition. (See IPM Dead Time and Propagation Delay Specifications section.)
- 7. Common mode transient immunity in a Logic High level is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_O > 11.0V$).
- 8. Common mode transient immunity in a Logic Low level is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic Low state (i.e., $V_{CM} < 1.0 V$).
- 9. Pulse Width Distortion (PWD) is defined as $|t_{\text{PHL}}$ $t_{\text{PLH}}|$ for any given device.

LED Drive Circuit Considerations For Ultra High CMR Performance

Without a det ector shield, the dominant cause of op tocoupler CMR failur e is capacitiv e c oupling fr om the input side of the opt occupler, through the pack age, to the detector IC as sho wn in Figure 14. The ACPL-M46T improves CMR performance by using a detector IC with an optically transpar ent F araday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminat e the capacitive coupling between the LED and the opt ocoupler output pin and output q round as sho wn in Figure 15. This capacitive coupling causes per turbations in the LED current during common mode transients and be comes the major sour ce of CMR failur es for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 13), can achieve 15 kV/µs CMR while minimizing component complexity. Note that a CMOS gat e is recommended in Figure 13 to keep the LED offwhen the gate is in the high state.

Another cause of CMR failure for a shielded optocoupler is direct coupling to the optocoupler output pins though C_{LEDO1} in Figure 15. Many factors influence the effect and magnitude of the direct coupling including: the position of the LED curr ent setting r esistor and the value of the capacitor at the optocoupler output (C_{L}) .

Techniques to keep the LED in the proper state and minimize the effect of the direct coupling are discussed in the next two sections.

CMR with the LED on (CMRL)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED curr ent beyond the input thr eshold so that it is not pulled below the threshold during a transient. The recommended minimum LED current of 10 mA provides adequate margin over the maximum I $_{\rm TH}$ of 4.0 mA (see Figure 2) to achieve 15 kV/µs CMR.

The placement of the LED current setting resistor effects the ability of the driv e circuit to keep the LED on during transients and int eracts with the dir ect coupling to the optocoupler output. For example, the LED resistor in Figure 16 is connected to the anode. Figure 17 shows the AC equivalent circuit for Figure 16 during common mode transients. During a +dV $_{\text{CM}}/\text{dt}$ in F igure 17, the curr ent available at the LED anode (Itotal) is limited by the series resistor. The LED current (I_F) is reduced from its DC value by an amount equal to the curr ent that flows through C_{LEDP} and $C_{\text{LEDO}1}$. The situation is made worse because the

current through C_{LEDO1} has the effect of trying to pull the output high (toward a CMR failure) at the same time the LED current is being reduced. For this reason, the recommended LED drive circuit (Figure 13) places the current setting resistor in series with the LED cathode. Figure 18 is the AC equivalent circuit for Figure 13 during common mode transients. In this case, the LED current is not reduced during a +dV $_{CM}$ /dt transient because the current flowing through the package capacitance is supplied by the power supply. During a dV $_{CM}$ /dt transient, however, the LED current is reduced by the amount of current flowing through CLEDN. But, bett er CMR per formance is achieved since the current flowing in C_{LEDO1} during a negative transient acts to keep the output low.

CMR with the LED 0 ff (CMRH)

A high CMR LED driv e circuit must keep the LED off (V_E \leq V_{E(OFF)}) during common mode transients. For example, during a +dV _{CM}/dt transient in F igure 18, the curr ent flowing through C_{LEDN} is supplied by the parallel combination of the LED and series resistor. As long as the voltage developed across the resistor is less than $V_{E(OFE)}$ the LED will remain off and no common mode failure will occur. Even if the LED momentarily turns on, the 100 pF capacitor from pins 5-4 will keep the output fr om dipping below the thr eshold. The recommended LED driv e circuit (Figure 13) provides about 10 V of margin between the lowest opt occupier output voltage and a 3 VIPM threshold during a 15kV/ μ s transient with $V_{CM} = 1500 \text{ V}$. Additional margin can be obtained by adding a diode in parallel with the resistor, as shown by the dashed line connection in Figure 18, to clamp the voltage across the LED below $V_{F(OFF)}$.

Since the open collector drive circuit, shown in Figure 19, cannot keep the LED off during a $+dV_{CM}/dt$ transient, it is not desirable for applications requiring ultra high CMRH performance. Figure 20 is the A C equivalent cir cuit for Figure 19 during c ommon mode transients . Essentially all the curr ent flowing through CLEDN during a $+dV_{CM}/dt$ transient must be supplied by the LED. CMRH failures can occur at dv/dt rat es where the curr ent through the LED and CLEDN exceeds the input threshold. Figure 21 is an alternative drive circuit which does achieve ultra high CMR performance by shunting the LED in the off state.

IPM Dead Time and Propagation Delay Specifications

The ACPL-M46T includes a Propagation Delay Difference specification intended to help designers minimize "dead time" in their po wer in verter designs. Dead time is the time period during which both the high and lo w side power transistors (Q1 and Q2 in F igure 22) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.

To minimize dead time the designer must consider the propagation delay characteristics of the opt occupler as well as the characteristics of the IPM IGBT gate drive circuit. Considering only the delay characteristics of the optocoupler (the characteristics of the IPM IGBT gate drive circuit can be analyzed in the same way) it is important to know the minimum and maximum turn- on (t_{PLH}) and turn-off (t_{PLH}) propagation delay specifications, preferably over the desired operating temperature range.

The limiting case of z ero dead time oc curs when the input to Q1 turns off at the same time that the input to Q2 turns on. This case det ermines the minimum dela y between LED1 turn- off and LED turn- on, which is related to the worst case optocoupler propagation delay waveforms, as sho wn in Figure 23. A minimum dead time of zero is achieved in Figure 23 when the signal to turn on LED is delayed by (t_{PLH max} - t_{PHL min}) from the LED1 turn

off. Note that the pr opagation delays used to calculate PDD are taken at equal temperatures since the optocouplers under consideration are typically mounted in close proximity to each other. (Specifically, $t_{PLH\ max}$ and $t_{PHL\ min}$ in the previous equation are not the same as the $t_{PLH\ max}$ and $t_{PHL\ min}$, over the full operating temperature range, specified in the data sheet.) This delay is the maximum value for the propagation delay difference specification which is specified at 370 ns f or the A CPL-M46T over an operating temperature range of -40°C to 125°C.

Delaying the LED sig nal by the maximum pr opagation delay difference ensures that the minimum dead time is zero, but it does not t ell a designer what the maximum dead time will be . The maximum dead time oc curs in the highly unlikely case wher e one opt ocoupler with the fastest t_{PLH} and another with the slo west t_{PHL} are in the same in verter leg. The maximum dead time in this case becomes the sum of the spr ead in the t_{PLH} and t_{PHL} propagation delays as shown in Figure 24. The maximum dead time is also equivalent t o the difference between the maximum and minimum pr opagation delay difference specifications. The maximum dead time (due to the optocouplers) for the A CPL-M46T is 520 ns (= 370 ns - (-150 ns)) over an operating temperature range of -40°C to 125°C.




Figure 2. Typical Transfer Characteristics.





Figure 3. Normalized Output Current vs. Temperature.






Figure 4. High Level Output Current vs. Temperature.

Figure 5. Input Current vs. Forward Voltage.




Figure 6. Propagation Delay Test Circuit.




Figure 7. CMR Test Circuit.




Figure 8. Propagation Delay with External 20 $k\Omega$ RL vs. Temperature.




Figure 10. Propagation Delay vs. Load Capacitance.




Figure 12. Propagation Delay vs. Input Current.




Figure 9. Propagation Delay vs. Load Resistance.




Figure 11. Propagation Delay vs. Supply Voltage.




Figure 13. Recommended LED Drive Circuit.

Figure 14. Optocoupler Input 6 Output Capacitance Model for Unshielded Optocouplers.




Figure 15. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.




Figure 16. LED Drive Circuit with Resistor Connected to LED Anode (Not Recommended).




Figure 17. AC Equivalent Circuit for Figure 16 during Common Mode Transients.




Figure 18. AC Equivalent Circuit for Figure 13 during Common Mode Transients.




Figure 19. Not Recommended Open Collector LED Drive Circuit.




Figure 20. AC Equivalent Circuit for Figure 19 during Common Mode Transients.




Figure 21. Recommended LED Drive Circuit for Ultra High CMR.






Figure 22. Typical Application Circuit.



NOTE: THE PROPAGATION DELAYS USED TO CALCULATE PDD ARE TAKEN AT EQUAL TEMPERATURES.

Figure 23. Minimum LED Skew for Zero Dead Time.



MAXIMUM DEAD TIME (DUE TO OPTOCOUPLER)

- = (t_{PLH MAX.} t_{PLH MIN.}) + (t_{PHL MAX.} t_{PHL MIN.})
- = (t_{PLH} MAX. t_{PHL} MIN.) (t_{PLH} MIN. t_{PHL} MAX.) = PDD* MAX. PDD* MIN.

*PDD = PROPAGATION DELAY DIFFERENCE

NOTE: THE PROPAGATION DELAYS USED TO CALCULATE THE MAXIMUM DEAD TIME ARE TAKEN AT EQUAL TEMPERATURES.

Figure 24. Waveforms for Deadtime Calculation.